Page MenuHomeFreeBSD

xen/intr: arm64: implement Xen event balancing
Needs ReviewPublic

Authored by ehem_freebsd_m5p.com on Aug 26 2021, 4:29 AM.
Tags
None
Referenced Files
F82024495: D31690.id94220.diff
Wed, Apr 24, 5:21 PM
Unknown Object (File)
Mon, Apr 22, 10:32 PM
Unknown Object (File)
Mon, Apr 22, 7:22 PM
Unknown Object (File)
Sat, Apr 6, 9:14 PM
Unknown Object (File)
Dec 27 2023, 8:21 AM
Unknown Object (File)
Dec 20 2023, 8:03 AM
Unknown Object (File)
Dec 10 2023, 9:54 AM
Unknown Object (File)
Sep 6 2023, 7:10 AM
Subscribers

Details

Summary

This distributes the event channels among processors instead of placing
all of them on vCPU#0. Normal interrupt sources are balanced once, at
the end of the boot process. Since new event channels can be created
any time, they need to be dynamically balanced.

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Passed
Unit
No Test Coverage
Build Status
Buildable 42835
Build 39723: arc lint + arc unit

Event Timeline

This is a child of D31063, but not a parent of D30950. The reason being D31063 introduces the function modified in D31690. While Xen/ARM64 VMs may have low performance without D31690, they will function, thus it is reasonable to enable Xen/ARM64 without this commit.

Updating given updates elsewhere. This is the set isrc->xi_cpu approach.