Page MenuHomeFreeBSD

x86: Defer TSC timecounter calibration
ClosedPublic

Authored by markj on Mar 4 2022, 6:27 PM.
Tags
None
Referenced Files
Unknown Object (File)
Wed, Dec 4, 12:52 AM
Unknown Object (File)
Fri, Nov 29, 1:29 PM
Unknown Object (File)
Tue, Nov 19, 5:34 AM
Unknown Object (File)
Tue, Nov 19, 3:16 AM
Unknown Object (File)
Nov 16 2024, 10:15 PM
Unknown Object (File)
Oct 15 2024, 8:11 AM
Unknown Object (File)
Oct 1 2024, 6:24 PM
Unknown Object (File)
Sep 18 2024, 12:01 PM

Details

Summary

If we can't determine the TSC frequency using CPU registers, we need to
give a chance for hyperv to register a timecounter since an emulated
8254 might not be available.

Fixes: 84369dd52369 ("x86: Probe the TSC frequency earlier")
Reported by: khng, Shawn Webb

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Passed
Unit
No Test Coverage
Build Status
Buildable 44659
Build 41547: arc lint + arc unit

Event Timeline

markj requested review of this revision.Mar 4 2022, 6:27 PM
khng added a subscriber: khng.

Works on the 10.0.20348.524 Hyper-V hypervisor, with AMD Epyc 7443 CPU.

This revision is now accepted and ready to land.Mar 4 2022, 6:42 PM
rpokala added inline comments.
sys/x86/x86/tsc.c
269

"a chance to a"

I think you're missing a verb...?

markj marked an inline comment as done.

Fix a typo.

This revision now requires review to proceed.Mar 4 2022, 7:08 PM
This revision is now accepted and ready to land.Mar 4 2022, 8:50 PM