- Compile in perf counters table on supported arches, providing the following
- short and long descriptions of all counters
- easy to add counter definitions in user space
- sensible default event rate sampling values
- Add option to pmcstat to not resolve leaf function in top mode, but rather print the IP itself so one can easily identify the hot instruction -I
- use perf counter table for sensible default sampling rate so we don't DOS the box we're sampling on if we don't know a sensible value for -n
- increase the default update frequency of top mode so as to be less likely to be DOSd by UNHALTED_CORE_CYCLES (still possible, will require surgery to fix properly)
A couple of additional notes:
- It may make more sense to compile the counter table in to libpmcstat
- It would be nice to extend pmccontrol to print the descriptions provided by the table
- Longer term it would be nice to add an interface to pmc so that we could just import updated tables from perf in the future rather than rely on the cumbersome and error prone header updates we rely on currently.
depends on sysctl added in D15155
ak@linux.intel.com Thu, 03 May 2018 15:30:28 -0700 "mmacy@mattmacy.io" <mmacy@mattmacy.io> > This seems fairly contrary to Intel's intent. Can you comment? You're right they were intended to be BSD licensed. Should fix the header. Thanks. BTW the master copy of these files resides in https://github.com/andikleen/pmu-tools and they are of course still BSD licensed there. But the perf version has already diverged a bit. -Andi