Page MenuHomeFreeBSD

riscv: tweak SoC-specific conf organization
ClosedPublic

Authored by mhorne on Dec 5 2023, 6:38 PM.
Tags
None
Referenced Files
Unknown Object (File)
Mon, Sep 7, 8:37 PM
Unknown Object (File)
Sat, Sep 5, 6:26 PM
Unknown Object (File)
Fri, Sep 4, 6:45 PM
Unknown Object (File)
Fri, Sep 4, 8:06 AM
Unknown Object (File)
Fri, Sep 4, 7:40 AM
Unknown Object (File)
Thu, Sep 3, 3:50 PM
Unknown Object (File)
Thu, Sep 3, 1:29 PM
Unknown Object (File)
Thu, Sep 3, 11:31 AM
Subscribers

Details

Summary

Hide some lines from the main GENERIC files by mimicking arm64's model.

I do not have any intention of creating a std.riscv or SIFIVE
configuration file at this time.

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Passed
Unit
No Test Coverage
Build Status
Buildable 54797
Build 51686: arc lint + arc unit

Event Timeline

mhorne requested review of this revision.Dec 5 2023, 6:38 PM
jrtc27 added a subscriber: jrtc27.

std.sifive not being what you'd expect it to be bugged me in the past, thanks for the cleanup :)

This revision is now accepted and ready to land.Dec 5 2023, 6:40 PM
This revision was automatically updated to reflect the committed changes.