Another option would be to pick a random virtual address for anon_loc at execve() time, and never update it. So, all virtual address allocations would be performed using an address-ordered, first-fit policy, just like we do when ASLR is turned off.
- Queries
- All Stories
- Search
- Advanced Search
- Transactions
- Transaction Logs
Advanced Search
Today
Yesterday
Thu, Jun 8
Mon, Jun 5
Fri, Jun 2
Mon, May 29
Sun, May 28
Sat, May 27
May 9 2023
May 6 2023
May 5 2023
May 1 2023
Apr 30 2023
Apr 27 2023
The riscv pmap names this macro PTE_TO_PHYS, and I will argue for using the same name both here and there. Whether that happens by renaming it here, or there, I don't care. I just don't want them to use different names for doing similar things.
Apr 24 2023
I am in the middle of making up a final exam for my class. I will take a final look at this on Wednesday.
Apr 21 2023
Overall, I think that this is okay.
Mar 8 2023
Dec 29 2022
I assume that you did not modify pmap_pti_pcid_invlpg and pmap_pti_pcid_invlrng in support.S because the broken do not require PTI. Is that correct?
Dec 21 2022
Do you have any guess as to how long we might be stuck with this workaround? If the need for it persists, then we may want to have a wrapper to optimize the range operations to avoid repeating INVPCID_CTXGLOB.
Dec 12 2022
Nov 20 2022
Nov 19 2022
Nov 16 2022
Nov 7 2022
Nov 5 2022
Nov 4 2022
Nov 2 2022
Oct 29 2022
Oct 13 2022
Add @dougm
Oct 10 2022
Update comment.
Oct 8 2022
As an aside, in a few weeks, I may eliminate the requirement that PG_A/ATTR_AF is set, add a call to pmap_promote_{pde,l2}() from pmap_enter_quick_locked(), and change pmap_advise(MADV_FREE) to simply write protect one 4KB mapping after demotion (rather than destroying it).
Oct 7 2022
In D36685#838132, @jhb wrote:In D36685#838118, @alc wrote:Everything in _pv_entry.h except for the notion of there being a struct pv_entry with at least a virtual address and TAILQ is original to peter@. I don't see a reason for a Regents copyright.
Mmmm, ok. I can drop the UCB copyright, but @peter would have to be the one to change it to a 2 clause license.
Everything in _pv_entry.h except for the notion of there being a struct pv_entry with at least a virtual address and TAILQ is original to peter@. I don't see a reason for a Regents copyright.
Oct 5 2022
Oct 4 2022
Sep 30 2022
See D36801 for changes to the amd64 and arm64 pmaps to avoid the unnecessary pmap_enter_quick_locked() calls. I recommend merging those changes to riscv.
Sep 29 2022
Sep 26 2022
You might ask @dougm to take a look at this.
Sep 25 2022
Sep 24 2022
In D36563#832162, @markj wrote:pmap_enter_object() is used only to prefault mappings [of a single VM object], so it is allowed to do nothing. I'm not sure if that was the intent behind the interface when it was first introduced, since the name doesn't suggest that it is advisory.
Shouldn't the same change be made on arm64?
Sep 23 2022
Shouldn't the same change be made on arm64?
Sep 21 2022
Sep 13 2022
Sep 11 2022
Sep 7 2022
Aug 31 2022
Aug 29 2022
Aug 28 2022
Aug 27 2022
Aug 26 2022
vm/pmap.h has always included machine/pmap.h, so there is no need for both includes.
Aug 25 2022
Aug 24 2022
Aug 19 2022
Otherwise, I'm fine with this change.
Aug 15 2022
Aug 14 2022
Aug 13 2022
Otherwise, I think that this is ready to commit.
Aug 11 2022
Aug 7 2022
Aug 6 2022
Please go ahead and commit the changes to tree.3.