Page MenuHomeFreeBSD
Differential D47119

arm64: Support non-4 bit ID reg fields
ClosedPublic
Actions

Authored by andrew on Oct 15 2024, 2:01 PM.
Tags
None
Referenced Files
F169697017: D47119.id145253.diff
Wed, Sep 2, 7:52 AM
F169690371: D47119.id145253.diff
Wed, Sep 2, 7:29 AM
F169652896: D47119.id.diff
Wed, Sep 2, 4:41 AM
Unknown Object (File)
Tue, Sep 1, 5:30 AM
Unknown Object (File)
Mon, Aug 31, 11:52 PM
Unknown Object (File)
Mon, Aug 31, 4:40 AM
Unknown Object (File)
Mon, Aug 31, 1:21 AM
Unknown Object (File)
Sun, Aug 30, 5:55 AM
View All Files
Subscribers
emaste
imp

Details

Reviewers
manu
imp
Group Reviewers
arm64
Commits
rGaa760039c6eb: arm64: Support non-4 bit ID reg fields
Summary

In preparation for using the ID register decode with the cache type
register support a non-4 bit field width.

Sponsored by: Arm Ltd

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Not Applicable
Unit
Tests Not Applicable

Revision Contents
Changeset List

PathSize
sys/
arm64/
arm64/
17 lines

Diff 145253

View Options

sys/arm64/arm64/identcpu.c

Loading...