Page MenuHomeFreeBSD

arm64: Support non-4 bit ID reg fields
ClosedPublic

Authored by andrew on Oct 15 2024, 2:01 PM.
Tags
None
Referenced Files
Unknown Object (File)
Sat, Oct 18, 10:50 AM
Unknown Object (File)
Fri, Oct 17, 11:10 PM
Unknown Object (File)
Fri, Oct 17, 11:10 PM
Unknown Object (File)
Fri, Oct 17, 1:44 PM
Unknown Object (File)
Sun, Oct 5, 10:05 PM
Unknown Object (File)
Fri, Sep 26, 4:52 AM
Unknown Object (File)
Sep 21 2025, 11:20 PM
Unknown Object (File)
Sep 4 2025, 1:56 AM
Subscribers

Details

Summary

In preparation for using the ID register decode with the cache type
register support a non-4 bit field width.

Sponsored by: Arm Ltd

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Not Applicable
Unit
Tests Not Applicable