Page MenuHomeFreeBSD

arm64: Support non-4 bit ID reg fields
ClosedPublic

Authored by andrew on Oct 15 2024, 2:01 PM.
Tags
None
Referenced Files
F132514076: D47119.diff
Fri, Oct 17, 1:44 PM
Unknown Object (File)
Sun, Oct 5, 10:05 PM
Unknown Object (File)
Fri, Sep 26, 4:52 AM
Unknown Object (File)
Sun, Sep 21, 11:20 PM
Unknown Object (File)
Sep 4 2025, 1:56 AM
Unknown Object (File)
Sep 3 2025, 8:28 PM
Unknown Object (File)
Sep 3 2025, 5:48 AM
Unknown Object (File)
Aug 14 2025, 10:41 PM
Subscribers

Details

Summary

In preparation for using the ID register decode with the cache type
register support a non-4 bit field width.

Sponsored by: Arm Ltd

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Not Applicable
Unit
Tests Not Applicable