In preparation for using the ID register decode with the cache type
register support a non-4 bit field width.
Sponsored by: Arm Ltd
Differential D47119
arm64: Support non-4 bit ID reg fields Authored by andrew on Oct 15 2024, 2:01 PM. Tags None Referenced Files
Details
In preparation for using the ID register decode with the cache type Sponsored by: Arm Ltd
Diff Detail
|