hwpmc/arm64: The PMXEVCNTR_EL0 register is 64-bit
ClosedPublic
Actions

Authored by andrew on Tue, May 20, 10:42 AM.

Details

Reviewers

Group Reviewers

arm64
pmc

Commits

rG48d41181ee1d: hwpmc/arm64: The PMXEVCNTR_EL0 register is 64-bit

Summary

It may return data in the upper 32-bits when FEAT_PMUv3p5 is
implemented so mask those bits off.

Diff Detail

Repository

rG FreeBSD src repository

Lint

Lint Skipped

Unit

Tests Skipped

Build Status

Buildable 64311
Build 61195: arc lint + arc unit

Event Timeline

andrew created this revision.Tue, May 20, 10:42 AM

Herald added a reviewer: gnn. · View Herald TranscriptTue, May 20, 10:42 AM

Herald added subscribers: emaste, imp. · View Herald Transcript

andrew requested review of this revision.Tue, May 20, 10:42 AM

Harbormaster completed remote builds in B64311: Diff 155740.Tue, May 20, 10:42 AM

andrew added a parent revision: D50430: arm64: Add more PMCR_EL0 fields.Tue, May 20, 10:42 AM

andrew added a child revision: D50432: hwpmc/arm64: The counter is 64-bit.

This revision was not accepted when it landed; it landed in state Needs Review.Wed, May 28, 1:35 PM

Closed by commit rG48d41181ee1d: hwpmc/arm64: The PMXEVCNTR_EL0 register is 64-bit (authored by andrew). · Explain Why

This revision was automatically updated to reflect the committed changes.

andrew added a commit: rG48d41181ee1d: hwpmc/arm64: The PMXEVCNTR_EL0 register is 64-bit.

Revision Contents
Changeset List

Path

Size

sys/

dev/

hwpmc/

hwpmc_arm64.c

6 lines

Diff 155740

View Options

sys/dev/hwpmc/hwpmc_arm64.c

hwpmc/arm64: The PMXEVCNTR_EL0 register is 64-bitClosedPublicActions