Page MenuHomeFreeBSD

arm64: Support non-4 bit ID reg fields
ClosedPublic

Authored by andrew on Oct 15 2024, 2:01 PM.
Tags
None
Referenced Files
F140144570: D47119.id144904.diff
Sat, Dec 20, 7:46 PM
Unknown Object (File)
Mon, Dec 15, 9:16 PM
Unknown Object (File)
Tue, Nov 25, 4:27 AM
Unknown Object (File)
Fri, Nov 21, 11:39 PM
Unknown Object (File)
Nov 17 2025, 7:59 AM
Unknown Object (File)
Nov 10 2025, 1:52 AM
Unknown Object (File)
Nov 8 2025, 7:21 PM
Unknown Object (File)
Nov 4 2025, 5:58 AM
Subscribers

Details

Summary

In preparation for using the ID register decode with the cache type
register support a non-4 bit field width.

Sponsored by: Arm Ltd

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Skipped
Unit
Tests Skipped
Build Status
Buildable 59999
Build 56884: arc lint + arc unit