Page MenuHomeFreeBSD

ixl(4): Fix errors in queue interrupt setup in MSIX mode.
ClosedPublic

Authored by erj on Feb 5 2016, 11:00 PM.
Tags
None
Referenced Files
Unknown Object (File)
Mon, Feb 3, 9:24 AM
Unknown Object (File)
Sun, Jan 19, 6:42 PM
Unknown Object (File)
Sun, Jan 19, 6:18 PM
Unknown Object (File)
Dec 3 2024, 9:53 PM
Unknown Object (File)
Nov 29 2024, 12:17 PM
Unknown Object (File)
Nov 24 2024, 5:55 PM
Unknown Object (File)
Nov 22 2024, 9:14 PM
Unknown Object (File)
Nov 20 2024, 7:22 AM
Subscribers

Details

Summary

One of the registers should be cleared instead of writing
the queue index to it, and the queue linked list for each
vector should only include the queue pair's Rx and Tx queues,
not every single other queue's Tx and Rx pairs.

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Passed
Unit
No Test Coverage
Build Status
Buildable 2405
Build 2421: arc lint + arc unit

Event Timeline

erj retitled this revision from to ixl(4): Fix errors in queue interrupt setup in MSIX mode..
erj updated this object.
sbruno added a reviewer: sbruno.
This revision is now accepted and ready to land.Feb 8 2016, 4:34 PM
jeffrey.e.pieper_intel.com edited edge metadata.

Tested with MSIX queues ranging from 8 to 72.

This revision was automatically updated to reflect the committed changes.