Page MenuHomeFreeBSD

Configure interrupt based on FDT type code on ARM64
AbandonedPublic

Authored by mst_semihalf.com on Apr 27 2016, 4:40 PM.
Tags
None
Referenced Files
Unknown Object (File)
Jan 12 2024, 7:46 AM
Unknown Object (File)
Jan 12 2024, 6:13 AM
Unknown Object (File)
Dec 20 2023, 1:10 AM
Unknown Object (File)
Nov 13 2023, 1:31 PM
Unknown Object (File)
Oct 26 2023, 6:37 AM
Unknown Object (File)
Oct 25 2023, 9:03 AM
Unknown Object (File)
Sep 2 2023, 2:29 PM
Unknown Object (File)
Jun 25 2023, 12:53 PM
Subscribers

Details

Reviewers
zbb
wma
andrew
Summary

OFW_BUS_MAP_INTR should parse the IRQ type code and configure the interrupt trigger and polarity accordingly. The code is stored in per-interrupt struct.
If root PIC is not yet available then the code will be translated later in BUS_SETUP_INTR or arm_enable_intr, before the interrupt is configured.
Do not overwrite trigger and polarity if they were configured earlier e.g. by BUS_CONFIG_INTR interface.
This change was based on PowerPC nexus code.

Allow for more than 3 interrupt cells as specified in GICv3 DT bindings.

In addition, check the return value of PIC_CONFIG and print message or return error to the caller.

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Skipped
Unit
Tests Skipped