Only use the MSI polling method when we support MSIs and the SMMU is
cache-coherent.
The SMMU writes to a memory location. If it is not cache-coherent then
the CPU may read the existing value in its cache and miss the signal
the sync operation has completed.
Sponsored by: Arm Ltd