We need to wait for the interrupt drivers to attach before the smmu
driver. As both of these happened at BUS_PASS_INTERRUPT +
BUS_PASS_ORDER_MIDDLE there was no guarantee this would happen in the
correct order.
Fix by moving the smmu driver to BUS_PASS_ORDER_LATE.
Sponsored by: Arm Ltd