Page MenuHomeFreeBSD
Differential D50726

arm64: Add more CPU MIDR values
ClosedPublic
Actions

Authored by andrew on Jun 6 2025, 5:21 PM.
Tags
None
Referenced Files
Unknown Object (File)
Sat, Oct 11, 2:49 AM
Unknown Object (File)
Sun, Sep 28, 12:25 PM
Unknown Object (File)
Tue, Sep 23, 5:31 PM
Unknown Object (File)
Thu, Sep 18, 4:31 PM
Unknown Object (File)
Wed, Sep 17, 7:43 AM
Unknown Object (File)
Sep 14 2025, 11:53 AM
Unknown Object (File)
Sep 13 2025, 6:51 PM
Unknown Object (File)
Sep 9 2025, 1:50 AM
View All 39 Files
Subscribers
bcran
emaste
imp

Details

Reviewers
manu
Group Reviewers
arm64
Commits
rG124b5dbf5c09: arm64: Add more CPU MIDR values
Summary

Found in Linux and https://github.com/arm-software/data

Sponsored by: Arm Ltd

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Not Applicable
Unit
Tests Not Applicable

Event Timeline

andrew created this revision.Jun 6 2025, 5:21 PM
Herald added a reviewer: manu. · View Herald TranscriptJun 6 2025, 5:21 PM
Herald added subscribers: emaste, imp. · View Herald Transcript
andrew requested review of this revision.Jun 6 2025, 5:21 PM
Harbormaster completed remote builds in B64685: Diff 156646.Jun 6 2025, 5:21 PM
bcran added a subscriber: bcran.Jun 6 2025, 8:57 PM
bcran added inline comments.
sys/arm64/arm64/identcpu.c
262

To be consistent, "AmpereOne" should probably be "AmpereOne AC03", and "AmpereOne-1A" should be "AmpereOne AC04".
There will also be an "AmpereOne AC04_1".

For example, see https://amperecomputing.com/tutorials/gcc-guide-ampere-processors.

andrew added inline comments.Jun 9 2025, 9:07 AM
sys/arm64/arm64/identcpu.c
262

Is AC04_1 the 0xac5 case I see in LLVM?

andrew added inline comments.Jun 10 2025, 9:52 AM
sys/arm64/arm64/identcpu.c
262

Based on the errata doc I found it looks like the AC04 and AC04_1 have the same midr so will both show up as the former.

andrew updated this revision to Diff 156776.Jun 10 2025, 9:54 AM

Update the AmpereOne names

Harbormaster completed remote builds in B64740: Diff 156776.Jun 10 2025, 9:54 AM
This revision was not accepted when it landed; it landed in state Needs Review.Jun 23 2025, 1:20 PM
Closed by commit rG124b5dbf5c09: arm64: Add more CPU MIDR values (authored by andrew). · Explain Why
This revision was automatically updated to reflect the committed changes.
andrew added a commit: rG124b5dbf5c09: arm64: Add more CPU MIDR values.

Revision Contents
Changeset List

PathSize
sys/
arm64/
arm64/
28 lines
include/
20 lines

Diff 157453

View Options

sys/arm64/arm64/identcpu.c

Loading...
View Options

sys/arm64/include/cpu.h

Loading...