Page MenuHomeFreeBSD

riscv timer: use stimecmp CSR when available
ClosedPublic

Authored by mhorne on Tue, May 23, 5:16 PM.
Tags
None
Referenced Files
Unknown Object (File)
Tue, May 30, 10:15 PM
Unknown Object (File)
Sun, May 28, 3:22 PM
Unknown Object (File)
Thu, May 25, 9:29 PM

Details

Summary

The Sstc extension defines a new stimecmp CSR, allowing supervisor
software to set the timer, rather than just read it. When supported,
using this avoids the frequent trips through the SBI every time the
CPU's timer expires.

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Not Applicable
Unit
Tests Not Applicable

Event Timeline

This revision is now accepted and ready to land.Tue, May 23, 9:03 PM

Thanks for adding this - I was recently trying to debug RISC-V issues using qemu tracing and the constant SBI calls meant that it made essentially zero progress since tracing slowed down qemu so much that the next timer interrupt fired once it returned from the sbi call.

This revision was automatically updated to reflect the committed changes.