Page MenuHomeFreeBSD

x86: Defer TSC timecounter calibration
ClosedPublic

Authored by markj on Mar 4 2022, 6:27 PM.
Tags
None
Referenced Files
F132397131: D34444.id103498.diff
Thu, Oct 16, 2:03 PM
F132329705: D34444.id103515.diff
Wed, Oct 15, 11:12 PM
Unknown Object (File)
Fri, Oct 10, 1:29 PM
Unknown Object (File)
Wed, Oct 8, 3:54 AM
Unknown Object (File)
Sun, Oct 5, 5:44 AM
Unknown Object (File)
Sep 15 2025, 9:43 AM
Unknown Object (File)
Aug 30 2025, 1:33 PM
Unknown Object (File)
Jul 11 2025, 3:29 PM

Details

Summary

If we can't determine the TSC frequency using CPU registers, we need to
give a chance for hyperv to register a timecounter since an emulated
8254 might not be available.

Fixes: 84369dd52369 ("x86: Probe the TSC frequency earlier")
Reported by: khng, Shawn Webb

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Not Applicable
Unit
Tests Not Applicable

Event Timeline

markj requested review of this revision.Mar 4 2022, 6:27 PM
khng added a subscriber: khng.

Works on the 10.0.20348.524 Hyper-V hypervisor, with AMD Epyc 7443 CPU.

This revision is now accepted and ready to land.Mar 4 2022, 6:42 PM
rpokala added inline comments.
sys/x86/x86/tsc.c
269

"a chance to a"

I think you're missing a verb...?

markj marked an inline comment as done.

Fix a typo.

This revision now requires review to proceed.Mar 4 2022, 7:08 PM
This revision is now accepted and ready to land.Mar 4 2022, 8:50 PM