User Details
- User Since
- Mar 19 2019, 8:05 PM (376 w, 4 d)
Oct 8 2025
Oct 7 2025
Not sure whether it needs to be addressed or not, but for completeness there is the possibility of some sequence of events occasionally emptying the mca_freelist, and then my understanding is that mca_record_entry() will work in "degraded mode" directly call mca_log() in an interrupt context (next to "MCA: Unable to allocate space for an event.\n"), and as long as that situation persists, the corresponding MCA printf() won't be ratechecked any more.
Mar 23 2021
document scheduled removal as 14.0 as suggested.
Document plan for removal as 14.0
Updates random.9 man page
Jan 16 2020
I did a couple of experimentation, and bit 0x20 of io-reg 0x61 seems entirely controlled by the chipset "timer-8254" counter2 functionality. You can reset it to zero with "outb(0x43, 0xb0)" and check the effect on inb(0x61) . I don't think it is possible for ipmi/bmc to have any control over it, so it might not be a suitable bit to use to discriminate the possible origin of a NMI.
Sep 26 2019
Jun 6 2019
Thanks for review.
Minor mostly cosmetic improvements.
Jun 5 2019
Remove spurious comment.
Mar 26 2019
Just pushed style fixes.
- Style fixes.
Mar 23 2019
Updating D19648: Add/enable option to allow tsc as timecounter for VM