Page MenuHomeFreeBSD

gitv3_its: fixes for multiple GIC ITS blocks
ClosedPublic

Authored by jchandra on Nov 5 2018, 8:08 AM.
Tags
None
Referenced Files
Unknown Object (File)
Fri, Mar 22, 7:10 PM
Unknown Object (File)
Feb 9 2024, 5:23 PM
Unknown Object (File)
Dec 21 2023, 7:19 PM
Unknown Object (File)
Dec 20 2023, 3:24 AM
Unknown Object (File)
Dec 5 2023, 4:40 AM
Unknown Object (File)
Nov 15 2023, 10:50 AM
Unknown Object (File)
Oct 28 2023, 11:12 PM
Unknown Object (File)
Aug 26 2023, 12:16 AM
Subscribers

Details

Summary

First pass of support for multiple GIC ITS blocks with ACPI.
Changes are to:

  • register the correct subset of interrupts with pic_register in case of ACPI
  • initialize the cpu interface for the first ITS, when domain information is not available. This has to be done until we have logic to do LPI init just once per CPU even when there are multiple ITS blocks.
  • remove duplicate check for the GIC ITS domain, the sc_cpus are setup from domain, so the check again in per-CPU init seems unnecessary.
Test Plan

With these changes (and previous ACPI PCI changes), boot successfully on Cavium ThunderX2 Sabre boards.

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Not Applicable
Unit
Tests Not Applicable