Page MenuHomeFreeBSD

Axe MINIMUM_MSI_INT.
ClosedPublic

Authored by jhb on Nov 14 2018, 8:04 PM.
Tags
None
Referenced Files
F136560635: D17991.id.diff
Tue, Nov 18, 8:25 AM
F136437742: D17991.id50493.diff
Mon, Nov 17, 7:26 PM
F136437737: D17991.diff
Mon, Nov 17, 7:26 PM
F136433763: D17991.id50493.diff
Mon, Nov 17, 7:00 PM
F136426634: D17991.id50493.diff
Mon, Nov 17, 6:10 PM
F136423340: D17991.diff
Mon, Nov 17, 5:50 PM
Unknown Object (File)
Sun, Nov 9, 5:07 PM
Unknown Object (File)
Thu, Nov 6, 11:55 AM
Subscribers

Details

Summary

Just allow MSI interrupts to always start at the end of the I/O APIC
pins. Since existing machines already have more than 255 I/O APIC
pins, IRQ 255 is no longer reliably invalid, so just remove the
minimum starting value for MSI.

Test Plan
  • boot an amd64 VM under bhyve
  • I have not tested Xen.

Diff Detail

Lint
Lint Passed
Unit
No Test Coverage
Build Status
Buildable 20840
Build 20222: arc lint + arc unit

Event Timeline

jhb marked an inline comment as done.Nov 14 2018, 8:05 PM

It is perhaps debatable if we want this change since it will change the IRQ values users see (and users might be used to >= 256 meaning MSI), and I probably won't MFC it if we do decide we want it in HEAD for those reasons.

sys/x86/xen/pvcpu_enum.c
202

I believe this matches the intent of the comment.

May be export the first_msi_irq as ro mib ?

  • Add a read-only sysctl for first_msi_irq.
This revision is now accepted and ready to land.Nov 16 2018, 7:39 PM
This revision was automatically updated to reflect the committed changes.