Page MenuHomeFreeBSD
Differential D47515

riscv: Allwinner D1 clock and reset driver
ClosedPublic
Actions

Authored by mhorne on Nov 11 2024, 5:22 PM.
Tags
None
Referenced Files
F163330849: D47515.id146600.diff
Wed, Jul 22, 4:34 AM
Unknown Object (File)
Sun, Jul 19, 6:11 PM
Unknown Object (File)
Sun, Jul 19, 4:12 PM
Unknown Object (File)
Sat, Jul 18, 3:14 PM
Unknown Object (File)
Sat, Jul 18, 1:43 AM
Unknown Object (File)
Wed, Jul 15, 10:06 AM
Unknown Object (File)
Mon, Jul 13, 6:50 AM
Unknown Object (File)
Sun, Jul 12, 5:14 PM
View All Files
Subscribers
imp
julien.cassette_gmail.com

Details

Reviewers
manu
andrew
Group Reviewers
riscv
Commits
rGc5c02a131a0e: riscv: Allwinner D1 clock and reset driver
Summary

Add the SOC_ALLWINNER_D1 config option, following other platforms.

There are still a couple of clocks marked TODO, notably the CPU clock
needed for cpufreq_dt(4). These will be added before commit.

Co-authored-by: mhorne

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Not Applicable
Unit
Tests Not Applicable

Event Timeline

mhorne created this revision.Nov 11 2024, 5:22 PM
Herald added a reviewer: andrew. · View Herald TranscriptNov 11 2024, 5:23 PM
Herald added a subscriber: imp. · View Herald Transcript
mhorne requested review of this revision.Nov 11 2024, 5:23 PM
Harbormaster completed remote builds in B60489: Diff 146284.Nov 11 2024, 5:23 PM
mhorne mentioned this in D35221: riscv: support Allwinner D1 clock controllers.Nov 11 2024, 5:23 PM
julien.cassette_gmail.com added a subscriber: julien.cassette_gmail.com.Nov 11 2024, 5:43 PM
manu accepted this revision.Nov 11 2024, 6:13 PM
This revision is now accepted and ready to land.Nov 11 2024, 6:13 PM
mhorne updated this revision to Diff 146362.Nov 13 2024, 6:01 PM

Add clocks for CLK_RISCV, CLK_RISCV_AXI.

Double check the lists of CCU_GATE and CCU_RESET. Add some that were missing and reorder according to the IDs.

This revision now requires review to proceed.Nov 13 2024, 6:01 PM
Harbormaster completed remote builds in B60519: Diff 146362.Nov 13 2024, 6:01 PM
This revision was not accepted when it landed; it landed in state Needs Review.Nov 16 2024, 7:04 PM
Closed by commit rGc5c02a131a0e: riscv: Allwinner D1 clock and reset driver (authored by julien.cassette_gmail.com, committed by mhorne). · Explain Why
This revision was automatically updated to reflect the committed changes.
mhorne added a commit: rGc5c02a131a0e: riscv: Allwinner D1 clock and reset driver.

Revision Contents
Changeset List

PathSize
sys/
conf/
3 lines
dev/
clk/
allwinner/
1062 lines
riscv/
allwinner/
16 lines
conf/
4 lines

Diff 146600

View Options

sys/conf/options.riscv

Loading...
View Options

sys/dev/clk/allwinner/ccu_d1.c

Loading...
View Options

sys/riscv/allwinner/files.allwinner

Loading...
View Options

sys/riscv/conf/std.allwinner

Loading...