Page MenuHomeFreeBSD

julien.cassette_gmail.com (Julien Cassette)
User

Projects

User does not belong to any projects.

User Details

User Since
Apr 1 2022, 10:23 AM (13 w, 1 d)

Recent Activity

Sat, Jun 25

julien.cassette_gmail.com requested review of D35595: aw_mmc: correct DMA reset.
Sat, Jun 25, 12:58 PM
julien.cassette_gmail.com added reviewers for D35594: riscv: support Allwinner D1 MMC controller: riscv, mhorne.
Sat, Jun 25, 12:55 PM
julien.cassette_gmail.com requested review of D35594: riscv: support Allwinner D1 MMC controller.
Sat, Jun 25, 12:54 PM
julien.cassette_gmail.com added a reviewer for D35593: riscv: support Allwinner D1 GPIO controller: riscv.
Sat, Jun 25, 12:17 PM
julien.cassette_gmail.com updated the test plan for D35593: riscv: support Allwinner D1 GPIO controller.
Sat, Jun 25, 12:16 PM
julien.cassette_gmail.com requested review of D35593: riscv: support Allwinner D1 GPIO controller.
Sat, Jun 25, 12:09 PM
julien.cassette_gmail.com updated the summary of D35221: riscv: support Allwinner D1 clock controllers.
Sat, Jun 25, 12:07 PM
julien.cassette_gmail.com updated the summary of D34750: riscv: support Allwinner D1 interrupt controllers.
Sat, Jun 25, 12:06 PM
julien.cassette_gmail.com updated the diff for D35221: riscv: support Allwinner D1 clock controllers.

Rebase, add commit message

Sat, Jun 25, 12:05 PM
julien.cassette_gmail.com updated the diff for D34750: riscv: support Allwinner D1 interrupt controllers.

Rebase, clarify commit message

Sat, Jun 25, 12:03 PM

May 16 2022

julien.cassette_gmail.com updated the test plan for D35221: riscv: support Allwinner D1 clock controllers.
May 16 2022, 2:26 PM
julien.cassette_gmail.com requested review of D35221: riscv: support Allwinner D1 clock controllers.
May 16 2022, 2:17 PM

Apr 16 2022

julien.cassette_gmail.com updated the diff for D34750: riscv: support Allwinner D1 interrupt controllers.

Use an option instead

Apr 16 2022, 5:36 PM

Apr 14 2022

julien.cassette_gmail.com added a comment to D34750: riscv: support Allwinner D1 interrupt controllers.

I guess this commit gives a little more context. So because the device tree declares &intc to be the interrupt parent for several peripherals, we need this stub driver in order to properly route things back to the PLIC, is that right?

Apr 14 2022, 6:56 PM
julien.cassette_gmail.com updated the diff for D34750: riscv: support Allwinner D1 interrupt controllers.

Correct pass level, use ofw_compat_data table

Apr 14 2022, 6:38 PM

Apr 3 2022

julien.cassette_gmail.com added inline comments to D34750: riscv: support Allwinner D1 interrupt controllers.
Apr 3 2022, 6:48 PM
julien.cassette_gmail.com added a comment to D34749: aw_wdog: support Allwinner D1 watchdog.

The driver changes look good to me although I am not the authority there. As mentioned please drop the diff to machdep.h.

Check out 'Edit Related Revisions' on the right hand side.

Apr 3 2022, 6:43 PM
julien.cassette_gmail.com updated the diff for D34750: riscv: support Allwinner D1 interrupt controllers.

Update the commit message, and remove unused 'res'

Apr 3 2022, 6:39 PM
julien.cassette_gmail.com updated the diff for D34749: aw_wdog: support Allwinner D1 watchdog.

Drop machdep.h

Apr 3 2022, 6:38 PM
julien.cassette_gmail.com added a comment to D34748: riscv: add Allwinner D1 device tree.

Why do we need this? Device trees should come from the firmware in this day and age...

Hello Jessica.
Since this is done for other devices, I guessed this was needed for some cases (e.g. maybe the firmware does not always provide the exact DTB we expect?), or even just for documentation purposes.
Regards, Julien.

This was added for the SiFive Unleashed because initially there was no proper firmware, U-Boot came later and instead you just had to direct boot a kernel. There is no need for it any more even there.

Apr 3 2022, 4:53 PM
julien.cassette_gmail.com added inline comments to D34750: riscv: support Allwinner D1 interrupt controllers.
Apr 3 2022, 4:51 PM

Apr 2 2022

julien.cassette_gmail.com added a comment to D34750: riscv: support Allwinner D1 interrupt controllers.

Don't see why the PLIC changes are needed, but if they are they should be separated out from the addition of the D1 interrupt controller.

Apr 2 2022, 1:15 PM
julien.cassette_gmail.com added inline comments to D34749: aw_wdog: support Allwinner D1 watchdog.
Apr 2 2022, 1:05 PM
julien.cassette_gmail.com added a comment to D34749: aw_wdog: support Allwinner D1 watchdog.

I don't see any reason why this needs to be part of the revision stack, it isn't dependent on anything else

Apr 2 2022, 1:00 PM
julien.cassette_gmail.com added a comment to D34748: riscv: add Allwinner D1 device tree.

Why do we need this? Device trees should come from the firmware in this day and age...

Apr 2 2022, 12:57 PM
julien.cassette_gmail.com updated the test plan for D34749: aw_wdog: support Allwinner D1 watchdog.
Apr 2 2022, 11:49 AM
julien.cassette_gmail.com updated the test plan for D34750: riscv: support Allwinner D1 interrupt controllers.
Apr 2 2022, 11:46 AM
julien.cassette_gmail.com updated the test plan for D34748: riscv: add Allwinner D1 device tree.
Apr 2 2022, 11:45 AM
julien.cassette_gmail.com updated the test plan for D34749: aw_wdog: support Allwinner D1 watchdog.
Apr 2 2022, 11:44 AM
julien.cassette_gmail.com requested review of D34750: riscv: support Allwinner D1 interrupt controllers.
Apr 2 2022, 11:39 AM
julien.cassette_gmail.com requested review of D34749: aw_wdog: support Allwinner D1 watchdog.
Apr 2 2022, 11:38 AM
julien.cassette_gmail.com requested review of D34748: riscv: add Allwinner D1 device tree.
Apr 2 2022, 11:38 AM