Page MenuHomeFreeBSD

arm64: rockchip: Don't always put PLL to normal mode
ClosedPublic

Authored by manu on May 6 2019, 8:24 PM.
Tags
None
Referenced Files
F132696384: D20174.id57274.diff
Sun, Oct 19, 3:19 AM
F132696379: D20174.id57106.diff
Sun, Oct 19, 3:19 AM
F132696378: D20174.id.diff
Sun, Oct 19, 3:19 AM
F132636125: D20174.diff
Sat, Oct 18, 3:31 PM
Unknown Object (File)
Aug 25 2025, 7:32 PM
Unknown Object (File)
Aug 3 2025, 7:17 AM
Unknown Object (File)
Aug 2 2025, 8:52 AM
Unknown Object (File)
Jul 27 2025, 3:02 AM
Subscribers

Details

Summary

We used to put every PLL in normal mode (meaning that the output would
be the result of the PLL configuration) instead of slow mode (the output
is equal to the external oscillator frequency, 24-26Mhz) but this doesn't
work for most of the PLLs as when we put them into normal mode the registers
configuring the output frequency haven't been set.
Add a normal_mode member in clk_pll_def/clk_pll_sc struct and if it's true
we then set the PLL to normal mode.
For now only set it to the LPLL and BPLL (Little cluster PLL and Big cluster
PLL respectively).

Test Plan

Tested on Rockpro64

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Not Applicable
Unit
Tests Not Applicable