Page Menu
Home
FreeBSD
Search
Configure Global Search
Log In
Files
F146537016
D20174.id.diff
No One
Temporary
Actions
View File
Edit File
Delete File
View Transforms
Subscribe
Mute Notifications
Flag For Later
Award Token
Size
2 KB
Referenced Files
None
Subscribers
None
D20174.id.diff
View Options
Index: head/sys/arm64/rockchip/clk/rk3399_cru.c
===================================================================
--- head/sys/arm64/rockchip/clk/rk3399_cru.c
+++ head/sys/arm64/rockchip/clk/rk3399_cru.c
@@ -764,6 +764,7 @@
.gate_shift = 0,
.flags = RK_CLK_PLL_HAVE_GATE,
.rates = rk3399_pll_rates,
+ .normal_mode = true,
};
static struct rk_clk_pll_def bpll = {
@@ -778,6 +779,7 @@
.gate_shift = 1,
.flags = RK_CLK_PLL_HAVE_GATE,
.rates = rk3399_pll_rates,
+ .normal_mode = true,
};
static struct rk_clk_pll_def dpll = {
Index: head/sys/arm64/rockchip/clk/rk_clk_pll.h
===================================================================
--- head/sys/arm64/rockchip/clk/rk_clk_pll.h
+++ head/sys/arm64/rockchip/clk/rk_clk_pll.h
@@ -57,6 +57,8 @@
struct rk_clk_pll_rate *rates;
struct rk_clk_pll_rate *frac_rates;
+
+ bool normal_mode;
};
#define RK_CLK_PLL_HAVE_GATE 0x1
Index: head/sys/arm64/rockchip/clk/rk_clk_pll.c
===================================================================
--- head/sys/arm64/rockchip/clk/rk_clk_pll.c
+++ head/sys/arm64/rockchip/clk/rk_clk_pll.c
@@ -54,6 +54,8 @@
struct rk_clk_pll_rate *rates;
struct rk_clk_pll_rate *frac_rates;
+
+ bool normal_mode;
};
#define WRITE4(_clk, off, val) \
@@ -344,11 +346,13 @@
sc = clknode_get_softc(clk);
- /* Setting to normal mode */
- reg = RK3399_CLK_PLL_MODE_NORMAL << RK3399_CLK_PLL_MODE_SHIFT;
- reg |= RK3399_CLK_PLL_MODE_MASK << RK_CLK_PLL_MASK_SHIFT;
- WRITE4(clk, sc->base_offset + RK3399_CLK_PLL_MODE_OFFSET,
- reg | RK3399_CLK_PLL_WRITE_MASK);
+ if (sc->normal_mode) {
+ /* Setting to normal mode */
+ reg = RK3399_CLK_PLL_MODE_NORMAL << RK3399_CLK_PLL_MODE_SHIFT;
+ reg |= RK3399_CLK_PLL_MODE_MASK << RK_CLK_PLL_MASK_SHIFT;
+ WRITE4(clk, sc->base_offset + RK3399_CLK_PLL_MODE_OFFSET,
+ reg | RK3399_CLK_PLL_WRITE_MASK);
+ }
clknode_init_parent_idx(clk, 0);
@@ -521,6 +525,7 @@
sc->flags = clkdef->flags;
sc->rates = clkdef->rates;
sc->frac_rates = clkdef->frac_rates;
+ sc->normal_mode = clkdef->normal_mode;
clknode_register(clkdom, clk);
File Metadata
Details
Attached
Mime Type
text/plain
Expires
Wed, Mar 4, 11:40 AM (10 h, 11 m)
Storage Engine
blob
Storage Format
Raw Data
Storage Handle
29176478
Default Alt Text
D20174.id.diff (2 KB)
Attached To
Mode
D20174: arm64: rockchip: Don't always put PLL to normal mode
Attached
Detach File
Event Timeline
Log In to Comment