Page MenuHomeFreeBSD

Full softfloat and hardfloat support for RISC-V
ClosedPublic

Authored by br on Nov 15 2016, 4:57 PM.
Tags
None
Referenced Files
F132427373: D8529.id22224.diff
Thu, Oct 16, 8:36 PM
Unknown Object (File)
Thu, Oct 2, 1:58 AM
Unknown Object (File)
Sep 14 2025, 5:18 AM
Unknown Object (File)
Sep 13 2025, 1:36 PM
Unknown Object (File)
Sep 1 2025, 5:28 AM
Unknown Object (File)
Aug 2 2025, 5:16 AM
Unknown Object (File)
Jul 28 2025, 2:46 PM
Unknown Object (File)
Jul 9 2025, 1:46 PM
Subscribers

Details

Summary

Tested by hand in SMP environment. Works stable. No testsuite available for RISC-V yet due to missing C plus plus

N.B. There is no floating point exception traps on RISC-V.
N.B. No flq, fsq (for quad access) instructions supported yet by GCC 6.1

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Not Applicable
Unit
Tests Not Applicable

Event Timeline

br retitled this revision from to Full softfloat and hardfloat support for RISC-V.
br updated this object.
br edited the test plan for this revision. (Show Details)
br added a reviewer: emaste.
lib/libc/riscv/gen/_setjmp.S
65–79 ↗(On Diff #22224)

Should you commit this (and related) independently?

fix comment; use ifndef SOFTFLOAT for setjmp

andrew added inline comments.
lib/msun/riscv/fenv.h
77–78 ↗(On Diff #22224)

You could move this to the #else below.

share/mk/src.opts.mk
239 ↗(On Diff #22224)

I think this could be ... || ${__TT} == "riscv"

This revision was automatically updated to reflect the committed changes.
share/mk/src.opts.mk
239 ↗(On Diff #22224)

thanks Andrew, will know!