Page MenuHomeFreeBSD

Set appropriate bus number in Marvell PCIe driver
Needs ReviewPublic

Authored by bsz_semihalf.com on Jul 27 2016, 8:10 AM.
Tags
None
Referenced Files
Unknown Object (File)
Dec 13 2024, 4:46 AM
Unknown Object (File)
Oct 19 2024, 1:39 PM
Unknown Object (File)
Oct 4 2024, 8:06 PM
Unknown Object (File)
Oct 4 2024, 12:50 PM
Unknown Object (File)
Oct 2 2024, 1:27 AM
Unknown Object (File)
Oct 1 2024, 9:11 PM
Unknown Object (File)
Sep 30 2024, 9:06 PM
Unknown Object (File)
Sep 29 2024, 9:42 PM

Details

Reviewers
ian
Group Reviewers
ARM
Summary

PCIe interfaces of Marvell SoCs are separate and not linked together
in a bus, so if there is more than one PCIB device it is necessary
to set an appropriate bus number from which actual enumeration should
start.

Submitted by: Marcin Mazurek <mma@semihalf.com>
Obtained from: Semihalf
Sponsored by: Stormshield
Differential revision:
Reviewed by:

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Skipped
Unit
Tests Skipped