intel: add a shared header for the LPSS private registers

[seuros]

Summary

The Intel Low Power Subsystem wraps its I2C, SPI and UART functions in a
block of private registers that control the functional clock and the
function and DMA resets.

Refactored to use a single header