Page MenuHomeFreeBSD

Allwinner DMA controller - fix dedicated DMA transfers
ClosedPublic

Authored by jmcneill_invisible.ca on Feb 21 2016, 9:29 PM.
Tags
Referenced Files
Unknown Object (File)
Dec 20 2023, 12:07 AM
Unknown Object (File)
Nov 13 2023, 11:14 AM
Unknown Object (File)
Oct 25 2023, 4:19 PM
Unknown Object (File)
Oct 25 2023, 5:46 AM
Unknown Object (File)
Oct 19 2023, 11:40 AM
Unknown Object (File)
Oct 13 2023, 6:12 PM
Unknown Object (File)
Oct 12 2023, 11:29 PM
Unknown Object (File)
Oct 8 2023, 8:13 PM

Details

Reviewers
andrew
Group Reviewers
ARM
Commits
rS296019: Fix dedicated DMA transfers.
Summary

This change fixes an issue with a10_dmac and dedicated DMA transfers. For sources and destinations marked "noincr", the current code was incorrectly programming the dedicated DMA channel control register using bit definitions for normal DMA channels.

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Not Applicable
Unit
Tests Not Applicable

Event Timeline

jmcneill_invisible.ca retitled this revision from to Allwinner DMA controller - fix dedicated DMA transfers.
jmcneill_invisible.ca updated this object.
jmcneill_invisible.ca edited the test plan for this revision. (Show Details)
jmcneill_invisible.ca added a reviewer: ARM.
jmcneill_invisible.ca set the repository for this revision to rS FreeBSD src repository - subversion.
jmcneill_invisible.ca added a project: ARM.
andrew added a reviewer: andrew.

I'll leave this to you to commit.

This revision is now accepted and ready to land.Feb 24 2016, 10:43 PM
This revision was automatically updated to reflect the committed changes.