Enable HWPMC overflow IRQ on both CPUs in MPIC
ClosedPublic
Actions

Authored by mw_semihalf.com on May 25 2017, 3:36 PM.

Tags

Referenced Files

	F153024298: D10913.id29566.diff
	Sat, Apr 18, 5:03 PM

	F153009271: D10913.diff
	Sat, Apr 18, 2:46 PM

	Unknown Object (File)
	Thu, Apr 16, 4:14 AM

	Unknown Object (File)
	Tue, Apr 14, 7:54 PM

	Unknown Object (File)
	Tue, Apr 14, 2:26 PM

	Unknown Object (File)
	Mon, Apr 13, 5:32 PM

	Unknown Object (File)
	Sun, Apr 12, 5:11 AM

	Unknown Object (File)
	Fri, Apr 10, 7:41 AM

Subscribers

Details

Reviewers

zbb
loos
arnaud.ysmal_stormshield.eu

Commits

rS319914: Enable HWPMC overflow IRQ on both CPUs in MPIC

Summary

This commit enables usage of HWPMC interrupts for the
Marvell SoCs, which use MPIC (Armada38x and ArmadaXP).
Those interrupts require extra unmasking, comparing to
others. Also, in order to process counters per-CPU,
they are masked/unmasked using separate registers' sets
for each core.