riscv: improve commentary around initial stvec

Make it explicit why we must set the trap vector before enabling virtual
memory.

Reviewed by: br, jhb, markj
Sponsored by: The FreeBSD Foundation
Differential Revision: https://reviews.freebsd.org/D45474