Page MenuHomeFreeBSD

riscv: rework CPU identification [7/7]
ClosedPublic

Authored by mhorne on May 9 2023, 5:16 PM.
Tags
None
Referenced Files
F174662835: D40024.id.diff
Mon, Oct 5, 1:14 AM
Unknown Object (File)
Sun, Oct 4, 12:58 AM
Unknown Object (File)
Sat, Oct 3, 8:50 PM
Unknown Object (File)
Wed, Sep 23, 7:52 AM
Unknown Object (File)
Aug 28 2026, 11:44 PM
Unknown Object (File)
Aug 28 2026, 2:02 PM
Unknown Object (File)
Aug 28 2026, 1:17 PM
Unknown Object (File)
Aug 26 2026, 11:25 AM
Subscribers

Details

Summary

Change the reporting strategy to more closely follow what arm64
implements:

  • Always print the one-line CPU summary when a core comes online
  • Only print the additional fields (e.g. ISA) when they differ from the CPU before it

In the common case of identical CPUs this results in informative but
non-repetitive output.

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Passed
Unit
No Test Coverage
Build Status
Buildable 51402
Build 48293: arc lint + arc unit

Event Timeline

mhorne requested review of this revision.May 9 2023, 5:16 PM
markj added inline comments.
sys/riscv/riscv/identcpu.c
455

Indentation looks wrong here.

This revision is now accepted and ready to land.May 11 2023, 3:35 PM
This revision was automatically updated to reflect the committed changes.
mhorne marked an inline comment as done.