Details
Details
- Reviewers
emaste andrew - Commits
- rS294573: Add configuration for RISC-V ISA.
Diff Detail
Diff Detail
- Lint
Lint Skipped - Unit
Tests Skipped
Event Timeline
Comment Actions
Please coordinate with jemalloc upstream also so that this doesn't get overwritten in a future update.
How will 32/64/128-bit RISC-V eventually be distinguished?