Fix EXCP_MASK to include all relevant bits from scause.

[jhb]

Summary

While cause codes higher than 16 are reserved, the exception code field
of the register is defined to be all bits but the upper most bit.

Test Plan

• CHERI RISC-V uses exception code 0x1c which was truncated to 0xc with the current mask