Page MenuHomeFreeBSD

powerpc/spe: Implement SPE exception handling
ClosedPublic

Authored by jhibbits on Oct 6 2018, 12:37 AM.
Tags
None
Referenced Files
Unknown Object (File)
Jan 9 2024, 6:56 AM
Unknown Object (File)
Dec 20 2023, 2:29 AM
Unknown Object (File)
Nov 11 2023, 12:12 PM
Unknown Object (File)
Nov 10 2023, 11:47 AM
Unknown Object (File)
Nov 6 2023, 11:05 PM
Unknown Object (File)
Oct 10 2023, 11:11 AM
Unknown Object (File)
Oct 9 2023, 10:40 AM
Unknown Object (File)
Oct 5 2023, 10:06 PM
Subscribers

Details

Summary

The Signal Processing Engine (SPE) found in Freescale e500 cores (and
others) offloads IEEE-754 compliance (NaN, Inf handling, overflow,
underflow) to software, most likely as a means of simplifying the APU
silicon. Some software, like AbiWord, needs full IEEE-754 compliance,
including NaN handling. Implement the necessary bits to enable it.

Test Plan

Tested on a P1022, both a simple floating point program and polkitd.
polkitd uses spidermonkey, and is a great test for FPU conformance.

Diff Detail

Lint
Lint Skipped
Unit
Tests Skipped
Build Status
Buildable 20021
Build 19525: arc lint + arc unit

Event Timeline

Aside from one inline note, this looks OK for non-SPE.

sys/powerpc/booke/spe.c
126

Doesn't this break on non-SPE systems?

jhibbits added inline comments.
sys/powerpc/booke/spe.c
126

spe.c is only built for powerpcspe, so no :)

This revision was not accepted when it landed; it landed in state Needs Review.Oct 21 2018, 12:43 AM
This revision was automatically updated to reflect the committed changes.