Add MIPS32/64 Rev2 intctl cp0 register definitions.
ClosedPublic
Actions

Authored by landonf on Sep 9 2017, 9:56 PM.

Tags

None

Referenced Files

	F168952073: D12300.id.diff
	Sun, Aug 30, 10:34 PM

	Unknown Object (File)
	Sat, Aug 29, 10:06 PM

	Unknown Object (File)
	Sat, Aug 29, 12:13 PM

	Unknown Object (File)
	Thu, Aug 27, 12:33 PM

	Unknown Object (File)
	Wed, Aug 26, 4:30 AM

	Unknown Object (File)
	Tue, Aug 25, 5:40 PM

	Unknown Object (File)
	Tue, Aug 25, 12:26 PM

	Unknown Object (File)
	Sun, Aug 23, 11:00 PM

View All Files

Subscribers

None

Details

Reviewers

adrian

Commits

rS323621: Add MIPS32/64 Rev2 CP0 intctl register definitions.

Summary

Add definitions for MIPS32/64 Rev 2 CPUs that provide an intctl register.

This can be used to:

Identify the CPU's internal timer interrupt #.
Identify the CPU's performance counter overflow interrupt #.
Control interrupt vector spacing.

Test Plan

Confirmed that sane values are returned on a Broadcom MIPS74K.

Diff Detail

Repository

rS FreeBSD src repository - subversion

Lint

Lint Not Applicable

Unit

Tests Not Applicable

Event Timeline

landonf created this revision.Sep 9 2017, 9:56 PM

Harbormaster completed remote builds in B11462: Diff 32864.Sep 9 2017, 9:56 PM

lgtm

This revision is now accepted and ready to land.Sep 10 2017, 7:07 PM

Closed by commit rS323621: Add MIPS32/64 Rev2 CP0 intctl register definitions. (authored by landonf). · Explain WhySep 15 2017, 7:56 PM

This revision was automatically updated to reflect the committed changes.

Revision Contents
Changeset List

Path

Size

head/

sys/

mips/

include/

cpufunc.h

9 lines

cpuregs.h

12 lines

Diff 33124

View Options

head/sys/mips/include/cpufunc.h