Page MenuHomeFreeBSD

urtwn: add bits for R92C_HWSEQ_CTRL and R92C_TXPAUSE registers
ClosedPublic

Authored by avos on Jan 3 2016, 10:45 PM.
Tags
None
Referenced Files
Unknown Object (File)
Wed, May 13, 7:50 PM
Unknown Object (File)
May 6 2026, 2:41 AM
Unknown Object (File)
Apr 30 2026, 4:58 PM
Unknown Object (File)
Apr 28 2026, 12:28 AM
Unknown Object (File)
Apr 27 2026, 8:19 AM
Unknown Object (File)
Apr 27 2026, 7:46 AM
Unknown Object (File)
Apr 21 2026, 11:51 AM
Unknown Object (File)
Apr 20 2026, 10:35 AM
Subscribers

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Skipped
Unit
Tests Skipped

Event Timeline

avos retitled this revision from to urtwn: add bits for R92C_HWSEQ_CTRL and R92C_TXPAUSE registers.
avos updated this object.
avos edited the test plan for this revision. (Show Details)
avos added reviewers: adrian, kevlo.
avos set the repository for this revision to rS FreeBSD src repository - subversion.
kevlo edited edge metadata.
This revision is now accepted and ready to land.Jan 4 2016, 2:38 AM
adrian edited edge metadata.

looks good to me!

This revision was automatically updated to reflect the committed changes.