riscv timer: implement riscv_timer_et_stop()
ClosedPublic
Actions

Authored by mhorne on Jun 13 2022, 11:27 AM.

Tags

None

Referenced Files

	Unknown Object (File)
	Sat, Oct 17, 6:05 PM

	Unknown Object (File)
	Sat, Oct 17, 6:04 PM

	Unknown Object (File)
	Sat, Oct 10, 9:39 PM

	Unknown Object (File)
	Wed, Sep 30, 3:17 PM

	Unknown Object (File)
	Tue, Sep 22, 7:12 PM

	Unknown Object (File)
	Sep 11 2026, 4:26 AM

	Unknown Object (File)
	Sep 7 2026, 3:42 PM

	Unknown Object (File)
	Sep 6 2026, 4:14 PM

View All Files

Subscribers

imp

Details

Reviewers

None

Group Reviewers

riscv

Commits

rG25ece2331fe8: riscv timer: implement riscv_timer_et_stop()
rG3a4256dd86f0: riscv timer: implement riscv_timer_et_stop()

Summary

Simply by masking timer interrupts.

Diff Detail

Repository

rS FreeBSD src repository - subversion

Lint

Lint Passed

Unit

No Test Coverage

Build Status

Buildable 45949
Build 42837: arc lint + arc unit

Event Timeline

mhorne created this revision.Jun 13 2022, 11:27 AM

Herald added a subscriber: imp. · View Herald TranscriptJun 13 2022, 11:27 AM

mhorne requested review of this revision.Jun 13 2022, 11:27 AM

Harbormaster completed remote builds in B45949: Diff 106852.Jun 13 2022, 11:27 AM

mhorne added a parent revision: D35462: riscv timer: provide a function for cpu_ticks.Jun 13 2022, 11:27 AM

This revision was not accepted when it landed; it landed in state Needs Review.Jun 23 2022, 6:16 PM

Closed by commit rG3a4256dd86f0: riscv timer: implement riscv_timer_et_stop() (authored by mhorne). · Explain Why

This revision was automatically updated to reflect the committed changes.

mhorne added a commit: rG3a4256dd86f0: riscv timer: implement riscv_timer_et_stop().

mhorne added a commit: rG25ece2331fe8: riscv timer: implement riscv_timer_et_stop().Jul 4 2022, 4:40 PM

Revision Contents
Changeset List

Path

Size

sys/

riscv/

timer.c

3 lines

Diff 106852

View Options

riscv timer: implement riscv_timer_et_stop()ClosedPublicActions