Page MenuHomeFreeBSD

urtwn: add bits for R92C_HWSEQ_CTRL and R92C_TXPAUSE registers
ClosedPublic

Authored by avos on Jan 3 2016, 10:45 PM.
Tags
None
Referenced Files
F175699046: D4770.id11926.diff
Mon, Oct 12, 3:02 PM
F175698952: D4770.id11891.diff
Mon, Oct 12, 3:01 PM
F175697340: D4770.diff
Mon, Oct 12, 2:46 PM
Unknown Object (File)
Sat, Oct 10, 6:08 AM
Unknown Object (File)
Tue, Sep 29, 1:40 AM
Unknown Object (File)
Wed, Sep 23, 3:38 PM
Unknown Object (File)
Sun, Sep 20, 6:55 PM
Unknown Object (File)
Fri, Sep 18, 5:24 AM
Subscribers

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Not Applicable
Unit
Tests Not Applicable

Event Timeline

avos retitled this revision from to urtwn: add bits for R92C_HWSEQ_CTRL and R92C_TXPAUSE registers.
avos updated this object.
avos edited the test plan for this revision. (Show Details)
avos added reviewers: adrian, kevlo.
avos set the repository for this revision to rS FreeBSD src repository - subversion.
kevlo edited edge metadata.
This revision is now accepted and ready to land.Jan 4 2016, 2:38 AM
adrian edited edge metadata.

looks good to me!

This revision was automatically updated to reflect the committed changes.