These are required to properly handle interrupts in the interrupt thread.
Instead of disable/enable interrupts in pre_ithread()/post_ithread() respectively, play with priority register (priority 0 effectively disables interrupt on all the cores).
Differential D19819
Implement pic_pre_ithread(), pic_post_ithread() br on Apr 4 2019, 12:17 PM. Authored by Tags None Referenced Files
Subscribers
Details
These are required to properly handle interrupts in the interrupt thread. Instead of disable/enable interrupts in pre_ithread()/post_ithread() respectively, play with priority register (priority 0 effectively disables interrupt on all the cores). Tested with Cadence network adapter on HiFive Unleashed
Diff Detail
|