Page MenuHomeFreeBSD
Differential D19819

Implement pic_pre_ithread(), pic_post_ithread()
ClosedPublic
Actions

Authored by br on Apr 4 2019, 12:17 PM.
Tags
None
Referenced Files
Unknown Object (File)
Thu, Sep 10, 5:22 PM
Unknown Object (File)
Wed, Sep 9, 5:40 PM
Unknown Object (File)
Tue, Sep 8, 11:29 PM
Unknown Object (File)
Tue, Sep 8, 4:25 PM
Unknown Object (File)
Tue, Sep 8, 2:21 PM
Unknown Object (File)
Tue, Sep 8, 6:47 AM
Unknown Object (File)
Tue, Sep 8, 12:02 AM
Unknown Object (File)
Mon, Sep 7, 9:52 PM
View All Files
Subscribers
imp

Details

Reviewers
markj
Commits
rS346633: Implement pic_pre_ithread(), pic_post_ithread().
Summary

These are required to properly handle interrupts in the interrupt thread.

Instead of disable/enable interrupts in pre_ithread()/post_ithread() respectively, play with priority register (priority 0 effectively disables interrupt on all the cores).

Test Plan

Tested with Cadence network adapter on HiFive Unleashed

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Not Applicable
Unit
Tests Not Applicable

Event Timeline

br created this revision.Apr 4 2019, 12:17 PM
markj accepted this revision.Apr 4 2019, 11:05 PM
This revision is now accepted and ready to land.Apr 4 2019, 11:05 PM
Closed by commit rS346633: Implement pic_pre_ithread(), pic_post_ithread(). (authored by br). · Explain WhyApr 24 2019, 1:42 PM
This revision was automatically updated to reflect the committed changes.
Herald added a subscriber: imp. · View Herald TranscriptApr 24 2019, 1:42 PM

Revision Contents
Changeset List

PathSize
head/
sys/
riscv/
riscv/
26 lines

Diff 56584

View Options

head/sys/riscv/riscv/plic.c

Loading...