Page MenuHomeFreeBSD

Resolve cache line size from CP15
ClosedPublic

Authored by zbb on Feb 9 2015, 11:59 AM.
Tags
None
Referenced Files
Unknown Object (File)
Jan 24 2025, 5:30 AM
Unknown Object (File)
Oct 5 2024, 6:58 PM
Unknown Object (File)
Sep 9 2024, 12:47 AM
Unknown Object (File)
Sep 7 2024, 5:00 AM
Unknown Object (File)
Jul 8 2024, 2:20 AM
Unknown Object (File)
Sep 25 2023, 10:42 AM
Unknown Object (File)
Aug 2 2023, 6:10 PM
Unknown Object (File)
Jul 15 2023, 10:09 PM

Details

Reviewers
andrew
imp
ian
Summary

Switch the cache line size during invalidations/flushes to be read from CP15 cache type register.

Submitted by: Wojciech Macek <wma@semihalf.com>
Obtained from: Semihalf

Diff Detail

Lint
Lint Skipped
Unit
Tests Skipped

Event Timeline

zbb retitled this revision from to Resolve cache line size from CP15.
zbb updated this object.
zbb edited the test plan for this revision. (Show Details)
zbb added reviewers: ian, andrew.
zbb added a subscriber: Unknown Object (MLST).
imp added a reviewer: imp.
imp added a subscriber: imp.

This looks good to me... Please commit.

Extra bonus points if you KASSERT at some early time during the init if USB_HOST_ALIGN is smaller than arm_dcache_line_size.

This revision is now accepted and ready to land.Feb 9 2015, 3:31 PM
ian edited edge metadata.

This is likely to fix a variety of mysterious problems we've been more or less ignoring lately, please commit asap.