Switch the cache line size during invalidations/flushes to be read from CP15 cache type register.
Submitted by: Wojciech Macek <wma@semihalf.com>
Obtained from: Semihalf
Differential D1812
Resolve cache line size from CP15 zbb on Feb 9 2015, 11:59 AM. Authored by Tags None Referenced Files
Subscribers
Details
Diff Detail
Event TimelineComment Actions This looks good to me... Please commit. Extra bonus points if you KASSERT at some early time during the init if USB_HOST_ALIGN is smaller than arm_dcache_line_size. Comment Actions This is likely to fix a variety of mysterious problems we've been more or less ignoring lately, please commit asap. |