Fix grabbing of tegra uart.  An attempt to write to FCR register may corrupt
transmit FIFO, so we should wait for the FIFO to be empty before we can
modify it.