UART Clock Selection Register holds a divider value for a supplied clock,
not a final baud rate. The value for this register has to be calculated.
Sponsored by: DARPA, AFRL
UART Clock Selection Register holds a divider value for a supplied clock, Tags None Referenced Files None Subscribers None
Description
Details
|