amd-vi: fix and extend definition of Command and Event Status Register (0x2020)

The defined bits are the lower bits, not the higher ones.

Also, the specification has been extended to define bits 0:18 and they
all could potentially be interesting to us, so extend the width of the
field accordingly.

Reviewed by: anish