cxgbe/cxgbei: Read the chip's configuration to determine the actual
hardware send and receive PDU limits. Report these limits to ICL and
take them into account when setting the socket's send and receive buffer
sizes. The driver used a single hardcoded limit everywhere prior to
this change.

Sponsored by: Chelsio Communications