HomeFreeBSD

Fix an occasional undefined instruction abort during module loading.

Description

Fix an occasional undefined instruction abort during module loading.

Even if data cache maintenance was done by IO code, the relocation
fixup process creates dirty cache entries that we must write back
before doing icache sync.

Reported by: Thiagarajan Venkatasubramanian <tvenkata at juniper.net>
Reviewed by: ian

Details

Provenance
skraAuthored on
Reviewer
ian
Parents
rS294726: MFC r293460:
Branches
Unknown
Tags
Unknown