D55641.1794622649.diff
No OneTemporary
Actions

Authored By

Unknown

Size

494 KB

Referenced Files

None

Subscribers

None

D55641.1794622649.diff
View Options

This file is larger than 256 KB, so syntax highlighting was skipped.

	diff --git a/lib/libpmc/pmu-events/arch/x86/mapfile.csv b/lib/libpmc/pmu-events/arch/x86/mapfile.csv
	--- a/lib/libpmc/pmu-events/arch/x86/mapfile.csv
	+++ b/lib/libpmc/pmu-events/arch/x86/mapfile.csv
	@@ -52,6 +52,9 @@
	GenuineIntel-6-BF,v1,alderlake,core
	GenuineIntel-6-8F,v1,sapphirerapids,core
	GenuineIntel-6-BE,v1,alderlaken,core
	+GenuineIntel-6-AA,v1,meteorlake,core
	+GenuineIntel-6-AC,v1,meteorlake,core
	+GenuineIntel-6-B5,v1,meteorlake,core
	AuthenticAMD-23-[012][0-9A-F],v2,amdzen1,core
	AuthenticAMD-23-[[:xdigit:]]+,v1,amdzen2,core
	AuthenticAMD-25-[0245][[:xdigit:]],v1,amdzen3,core
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/cache.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/cache.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/cache.json
	@@ -0,0 +1,1733 @@
	+[
	+ {
	+ "BriefDescription": "Counts the number of request that were not accepted into the L2Q because the L2Q is FULL.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x31",
	+ "EventName": "CORE_REJECT_L2Q.ANY",
	+ "PublicDescription": "Counts the number of (demand and L1 prefetchers) core requests rejected by the L2Q due to a full or nearly full w condition which likely indicates back pressure from L2Q. It also counts requests that would have gone directly to the XQ, but are rejected due to a full or nearly full condition, indicating back pressure from the IDI link. The L2Q may also reject transactions from a core to insure fairness between cores, or to delay a cores dirty eviction when the address conflicts incoming external snoops. (Note that L2 prefetcher requests that are dropped are not counted by this event.) Counts on a per core basis.",
	+ "SampleAfterValue": "200003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of L1D cacheline (dirty) evictions caused by load misses, stores, and prefetches.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x51",
	+ "EventName": "DL1.DIRTY_EVICTION",
	+ "PublicDescription": "Counts the number of L1D cacheline (dirty) evictions caused by load misses, stores, and prefetches. Does not count evictions or dirty writebacks caused by snoops. Does not count a replacement unless a (dirty) line was written back.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "L1D.HWPF_MISS",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x51",
	+ "EventName": "L1D.HWPF_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cache lines replaced in L1 data cache.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x51",
	+ "EventName": "L1D.REPLACEMENT",
	+ "PublicDescription": "Counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x48",
	+ "EventName": "L1D_PEND_MISS.FB_FULL",
	+ "PublicDescription": "Counts number of cycles a demand request has waited due to L1D Fill Buffer (FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EdgeDetect": "1",
	+ "EventCode": "0x48",
	+ "EventName": "L1D_PEND_MISS.FB_FULL_PERIODS",
	+ "PublicDescription": "Counts number of phases a demand request has waited due to L1D Fill Buffer (FB) unavailability. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of cycles a demand request has waited due to L1D due to lack of L2 resources.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x48",
	+ "EventName": "L1D_PEND_MISS.L2_STALLS",
	+ "PublicDescription": "Counts number of cycles a demand request has waited due to L1D due to lack of L2 resources. Demand requests include cacheable/uncacheable demand load, store, lock or SW prefetch accesses.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of L1D misses that are outstanding",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x48",
	+ "EventName": "L1D_PEND_MISS.PENDING",
	+ "PublicDescription": "Counts number of L1D misses that are outstanding in each cycle, that is each cycle the number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand from the demand Hit FB, if it is allocated by hardware or software prefetch. Note: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles with L1D load Misses outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x48",
	+ "EventName": "L1D_PEND_MISS.PENDING_CYCLES",
	+ "PublicDescription": "Counts duration of L1D miss outstanding in cycles.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 cache lines filling L2",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x25",
	+ "EventName": "L2_LINES_IN.ALL",
	+ "PublicDescription": "Counts the number of L2 cache lines filling the L2. Counting does not cover rejects.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1f",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cache lines filled into the L2 cache that are in Exclusive state",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x25",
	+ "EventName": "L2_LINES_IN.E",
	+ "PublicDescription": "Counts the number of cache lines filled into the L2 cache that are in Exclusive state. Counts on a per core basis.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cache lines filled into the L2 cache that are in Forward state",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x25",
	+ "EventName": "L2_LINES_IN.F",
	+ "PublicDescription": "Counts the number of cache lines filled into the L2 cache that are in Forward state. Counts on a per core basis.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cache lines filled into the L2 cache that are in Modified state",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x25",
	+ "EventName": "L2_LINES_IN.M",
	+ "PublicDescription": "Counts the number of cache lines filled into the L2 cache that are in Modified state. Counts on a per core basis.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cache lines filled into the L2 cache that are in Shared state",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x25",
	+ "EventName": "L2_LINES_IN.S",
	+ "PublicDescription": "Counts the number of cache lines filled into the L2 cache that are in Shared state. Counts on a per core basis.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of L2 cache lines that are evicted due to an L2 cache fill",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x26",
	+ "EventName": "L2_LINES_OUT.NON_SILENT",
	+ "PublicDescription": "Counts the number of L2 cache lines that are evicted due to an L2 cache fill. Increments on the core that brought the line in originally.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Modified cache lines that are evicted by L2 cache when triggered by an L2 cache fill.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x26",
	+ "EventName": "L2_LINES_OUT.NON_SILENT",
	+ "PublicDescription": "Counts the number of lines that are evicted by L2 cache when triggered by an L2 cache fill. Those lines are in Modified state. Modified lines are written back to L3",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of L2 cache lines that are silently dropped due to an L2 cache fill",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x26",
	+ "EventName": "L2_LINES_OUT.SILENT",
	+ "PublicDescription": "Counts the number of L2 cache lines that are silently dropped due to an L2 cache fill. Increments on the core that brought the line in originally.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Non-modified cache lines that are silently dropped by L2 cache.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x26",
	+ "EventName": "L2_LINES_OUT.SILENT",
	+ "PublicDescription": "Counts the number of lines that are silently dropped by L2 cache. These lines are typically in Shared or Exclusive state. A non-threaded event.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cache lines that have been L2 hardware prefetched but not used by demand accesses",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x26",
	+ "EventName": "L2_LINES_OUT.USELESS_HWPF",
	+ "PublicDescription": "Counts the number of cache lines that have been prefetched by the L2 hardware prefetcher but not used by demand access when evicted from the L2 cache",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of demand and prefetch transactions that the External Queue (XQ) rejects due to a full or near full condition.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x30",
	+ "EventName": "L2_REJECT_XQ.ANY",
	+ "PublicDescription": "Counts the number of demand and prefetch transactions that the External Queue (XQ) rejects due to a full or near full condition which likely indicates back pressure from the IDI link. The XQ may reject transactions from the L2Q (non-cacheable requests), BBL (L2 misses) and WOB (L2 write-back victims).",
	+ "SampleAfterValue": "200003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "All accesses to L2 cache [This event is alias to L2_RQSTS.REFERENCES]",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_REQUEST.ALL",
	+ "PublicDescription": "Counts all requests that were hit or true misses in L2 cache. True-miss excludes misses that were merged with ongoing L2 misses. [This event is alias to L2_RQSTS.REFERENCES]",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xff",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of L2 Cache Accesses that resulted in a Hit from a front door request only (does not include rejects or recycles), per core event",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x24",
	+ "EventName": "L2_REQUEST.HIT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "All requests that hit L2 cache. [This event is alias to L2_RQSTS.HIT]",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_REQUEST.HIT",
	+ "PublicDescription": "Counts all requests that hit L2 cache. [This event is alias to L2_RQSTS.HIT]",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xdf",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of total L2 Cache Accesses that resulted in a Miss from a front door request only (does not include rejects or recycles), per core event",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x24",
	+ "EventName": "L2_REQUEST.MISS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Read requests with true-miss in L2 cache [This event is alias to L2_RQSTS.MISS]",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_REQUEST.MISS",
	+ "PublicDescription": "Counts read requests of any type with true-miss in the L2 cache. True-miss excludes L2 misses that were merged with ongoing L2 misses. [This event is alias to L2_RQSTS.MISS]",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x3f",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of L2 Cache Accesses that miss the L2 and get BBL reject short and long rejects, per core event",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x24",
	+ "EventName": "L2_REQUEST.REJECTS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "L2 code requests",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.ALL_CODE_RD",
	+ "PublicDescription": "Counts the total number of L2 code requests.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xe4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Demand Data Read access L2 cache",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
	+ "PublicDescription": "Counts Demand Data Read requests accessing the L2 cache. These requests may hit or miss L2 cache. True-miss exclude misses that were merged with ongoing L2 misses. An access is counted once.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xe1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Demand requests that miss L2 cache",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.ALL_DEMAND_MISS",
	+ "PublicDescription": "Counts demand requests that miss L2 cache.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x27",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Demand requests to L2 cache",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES",
	+ "PublicDescription": "Counts demand requests to L2 cache.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xe7",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2_RQSTS.ALL_HWPF",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.ALL_HWPF",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xf0",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "RFO requests to L2 cache",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.ALL_RFO",
	+ "PublicDescription": "Counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xe2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 cache hits when fetching instructions, code reads.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.CODE_RD_HIT",
	+ "PublicDescription": "Counts L2 cache hits when fetching instructions, code reads.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xc4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 cache misses when fetching instructions",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.CODE_RD_MISS",
	+ "PublicDescription": "Counts L2 cache misses when fetching instructions.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x24",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Demand Data Read requests that hit L2 cache",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT",
	+ "PublicDescription": "Counts the number of demand Data Read requests initiated by load instructions that hit L2 cache.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xc1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Demand Data Read miss L2 cache",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS",
	+ "PublicDescription": "Counts demand Data Read requests with true-miss in the L2 cache. True-miss excludes misses that were merged with ongoing L2 misses. An access is counted once.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x21",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "All requests that hit L2 cache. [This event is alias to L2_REQUEST.HIT]",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.HIT",
	+ "PublicDescription": "Counts all requests that hit L2 cache. [This event is alias to L2_REQUEST.HIT]",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xdf",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2_RQSTS.HWPF_MISS",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.HWPF_MISS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x30",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Read requests with true-miss in L2 cache [This event is alias to L2_REQUEST.MISS]",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.MISS",
	+ "PublicDescription": "Counts read requests of any type with true-miss in the L2 cache. True-miss excludes L2 misses that were merged with ongoing L2 misses. [This event is alias to L2_REQUEST.MISS]",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x3f",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "All accesses to L2 cache [This event is alias to L2_REQUEST.ALL]",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.REFERENCES",
	+ "PublicDescription": "Counts all requests that were hit or true misses in L2 cache. True-miss excludes misses that were merged with ongoing L2 misses. [This event is alias to L2_REQUEST.ALL]",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xff",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "RFO requests that hit L2 cache",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.RFO_HIT",
	+ "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that hit L2 cache.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xc2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "RFO requests that miss L2 cache",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.RFO_MISS",
	+ "PublicDescription": "Counts the RFO (Read-for-Ownership) requests that miss L2 cache.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x22",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "SW prefetch requests that hit L2 cache.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.SWPF_HIT",
	+ "PublicDescription": "Counts Software prefetch requests that hit the L2 cache. Accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions when FB is not full.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xc8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "SW prefetch requests that miss L2 cache.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x24",
	+ "EventName": "L2_RQSTS.SWPF_MISS",
	+ "PublicDescription": "Counts Software prefetch requests that miss the L2 cache. Accounts for PREFETCHNTA and PREFETCHT0/1/2 instructions when FB is not full.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x28",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 writebacks that access L2 cache",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x23",
	+ "EventName": "L2_TRANS.L2_WB",
	+ "PublicDescription": "Counts L2 writebacks that access L2 cache.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when L1D is locked",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x42",
	+ "EventName": "LOCK_CYCLES.CACHE_LOCK_DURATION",
	+ "PublicDescription": "This event counts the number of cycles when the L1D is locked. It is a superset of the 0x1 mask (BUS_LOCK_CLOCKS.BUS_LOCK_DURATION).",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x2e",
	+ "EventName": "LONGEST_LAT_CACHE.MISS",
	+ "PublicDescription": "Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the core has access to an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x41",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Core-originated cacheable requests that missed L3 (Except hardware prefetches to the L3)",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x2e",
	+ "EventName": "LONGEST_LAT_CACHE.MISS",
	+ "PublicDescription": "Counts core-originated cacheable requests that miss the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2. It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x41",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x2e",
	+ "EventName": "LONGEST_LAT_CACHE.REFERENCE",
	+ "PublicDescription": "Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the core has access to an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x4f",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x2e",
	+ "EventName": "LONGEST_LAT_CACHE.REFERENCE",
	+ "PublicDescription": "Counts core-originated cacheable requests to the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2. It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x4f",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an instruction cache or TLB miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x35",
	+ "EventName": "MEM_BOUND_STALLS_IFETCH.ALL",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x7f",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x35",
	+ "EventName": "MEM_BOUND_STALLS_IFETCH.L2_HIT",
	+ "PublicDescription": "Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the L2 cache.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which missed in the L2 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x35",
	+ "EventName": "MEM_BOUND_STALLS_IFETCH.L2_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x7e",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an ICACHE or ITLB miss which hit in the LLC. If the core has access to an L3 cache, an LLC hit refers to an L3 cache hit, otherwise it counts zeros.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x35",
	+ "EventName": "MEM_BOUND_STALLS_IFETCH.LLC_HIT",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x6",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an ICACHE or ITLB miss which hit in the LLC, no snoop was required. LLC provides the data. If the core has access to an L3 cache, an LLC hit refers to an L3 cache hit, otherwise it counts zeros.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x35",
	+ "EventName": "MEM_BOUND_STALLS_IFETCH.LLC_HIT_NOSNOOP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an ICACHE or ITLB miss which missed all the caches. If the core has access to an L3 cache, an LLC miss refers to an L3 cache miss, otherwise it is an L2 cache miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x35",
	+ "EventName": "MEM_BOUND_STALLS_IFETCH.LLC_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x78",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an ICACHE or ITLB miss which missed all the caches. DRAM, MMIO or other LOCAL memory type provides the data. If the core has access to an L3 cache, an LLC miss refers to an L3 cache miss, otherwise it is an L2 cache miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x35",
	+ "EventName": "MEM_BOUND_STALLS_IFETCH.LLC_MISS_LOCALMEM",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x50",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to an L1 demand load miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x34",
	+ "EventName": "MEM_BOUND_STALLS_LOAD.ALL",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x7f",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x34",
	+ "EventName": "MEM_BOUND_STALLS_LOAD.L2_HIT",
	+ "PublicDescription": "Counts the number of cycles a core is stalled due to a demand load which hit in the L2 cache.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which missed in the L2 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x34",
	+ "EventName": "MEM_BOUND_STALLS_LOAD.L2_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x7e",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC. If the core has access to an L3 cache, an LLC hit refers to an L3 cache hit, otherwise it counts zeros.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x34",
	+ "EventName": "MEM_BOUND_STALLS_LOAD.LLC_HIT",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x6",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC, no snoop was required. LLC provides the data. If the core has access to an L3 cache, an LLC hit refers to an L3 cache hit, otherwise it counts zeros.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x34",
	+ "EventName": "MEM_BOUND_STALLS_LOAD.LLC_HIT_NOSNOOP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which hit in the LLC, a snoop was required, the snoop misses or the snoop hits but NO_FWD. LLC provides the data. If the core has access to an L3 cache, an LLC hit refers to an L3 cache hit, otherwise it counts zeros.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x34",
	+ "EventName": "MEM_BOUND_STALLS_LOAD.LLC_HIT_SNOOP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled due to a demand load miss which missed all the local caches. If the core has access to an L3 cache, an LLC miss refers to an L3 cache miss, otherwise it is an L2 cache miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x34",
	+ "EventName": "MEM_BOUND_STALLS_LOAD.LLC_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x78",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled to a demand load miss and the data was provided from an unknown source. If the core has access to an L3 cache, an LLC miss refers to an L3 cache miss, otherwise it is an L2 cache miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x34",
	+ "EventName": "MEM_BOUND_STALLS_LOAD.LLC_MISS_LOCALMEM",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x50",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted cycles when the core is stalled to a store buffer full condition",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x34",
	+ "EventName": "MEM_BOUND_STALLS_LOAD.SBFULL",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_INST_RETIRED.ALL_LOADS",
	+ "PublicDescription": "Counts all retired load instructions. This event accounts for SW prefetch instructions of PREFETCHNTA or PREFETCHT0/1/2 or PREFETCHW. Available PDIST counters: 0",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x81",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired store instructions.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_INST_RETIRED.ALL_STORES",
	+ "PublicDescription": "Counts all retired store instructions. Available PDIST counters: 0",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x82",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "All retired memory instructions.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_INST_RETIRED.ANY",
	+ "PublicDescription": "Counts all retired memory instructions - loads and stores. Available PDIST counters: 0",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x83",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions with locked access.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_INST_RETIRED.LOCK_LOADS",
	+ "PublicDescription": "Counts retired load instructions with locked access. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x21",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions that split across a cacheline boundary.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_INST_RETIRED.SPLIT_LOADS",
	+ "PublicDescription": "Counts retired load instructions that split across a cacheline boundary. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x41",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired store instructions that split across a cacheline boundary.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_INST_RETIRED.SPLIT_STORES",
	+ "PublicDescription": "Counts retired store instructions that split across a cacheline boundary. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x42",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions that hit the STLB.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_INST_RETIRED.STLB_HIT_LOADS",
	+ "PublicDescription": "Number of retired load instructions with a clean hit in the 2nd-level TLB (STLB). Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x9",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired store instructions that hit the STLB.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_INST_RETIRED.STLB_HIT_STORES",
	+ "PublicDescription": "Number of retired store instructions that hit in the 2nd-level TLB (STLB). Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0xa",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions that miss the STLB.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_INST_RETIRED.STLB_MISS_LOADS",
	+ "PublicDescription": "Number of retired load instructions that (start a) miss in the 2nd-level TLB (STLB). Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x11",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired store instructions that miss the STLB.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_INST_RETIRED.STLB_MISS_STORES",
	+ "PublicDescription": "Number of retired store instructions that (start a) miss in the 2nd-level TLB (STLB). Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x12",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Completed demand load uops that miss the L1 d-cache.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x43",
	+ "EventName": "MEM_LOAD_COMPLETED.L1_MISS_ANY",
	+ "PublicDescription": "Number of completed demand load requests that missed the L1 data cache including shadow misses (FB hits, merge to an ongoing L1D miss)",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xfd",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions whose data sources were HitM responses from shared L3",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd2",
	+ "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD",
	+ "PublicDescription": "Counts retired load instructions whose data sources were HitM responses from shared L3. Available PDIST counters: 0",
	+ "SampleAfterValue": "20011",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd2",
	+ "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS",
	+ "PublicDescription": "Counts the retired load instructions whose data sources were L3 hit and cross-core snoop missed in on-pkg core cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "20011",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions whose data sources were hits in L3 without snoops required",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd2",
	+ "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NONE",
	+ "PublicDescription": "Counts retired load instructions whose data sources were hits in L3 without snoops required. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd2",
	+ "EventName": "MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD",
	+ "PublicDescription": "Counts retired load instructions whose data sources were L3 and cross-core snoop hits in on-pkg core cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "20011",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions which data sources missed L3 but serviced from local dram",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd3",
	+ "EventName": "MEM_LOAD_L3_MISS_RETIRED.LOCAL_DRAM",
	+ "PublicDescription": "Retired load instructions which data sources missed L3 but serviced from local DRAM. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions with at least 1 uncacheable load or lock.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd4",
	+ "EventName": "MEM_LOAD_MISC_RETIRED.UC",
	+ "PublicDescription": "Retired instructions with at least one load to uncacheable memory-type, or at least one cache-line split locked access (Bus Lock). Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of completed demand load requests that missed the L1, but hit the FB(fill buffer), because a preceding miss to the same cacheline initiated the line to be brought into L1, but data is not yet ready in L1.",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_RETIRED.FB_HIT",
	+ "PublicDescription": "Counts retired load instructions with at least one uop was load missed in L1 but hit FB (Fill Buffers) due to preceding miss to the same cache line with data not ready. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x40",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions with L1 cache hits as data sources",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_RETIRED.L1_HIT",
	+ "PublicDescription": "Counts retired load instructions with at least one uop that hit in the L1 data cache. This event includes all SW prefetches and lock instructions regardless of the data source. Available PDIST counters: 0",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions missed L1 cache as data sources",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_RETIRED.L1_MISS",
	+ "PublicDescription": "Counts retired load instructions with at least one uop that missed in the L1 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions with L2 cache hits as data sources",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_RETIRED.L2_HIT",
	+ "PublicDescription": "Counts retired load instructions with L2 cache hits as data sources. Available PDIST counters: 0",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions missed L2 cache as data sources",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_RETIRED.L2_MISS",
	+ "PublicDescription": "Counts retired load instructions missed L2 cache as data sources. Available PDIST counters: 0",
	+ "SampleAfterValue": "100021",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions with L3 cache hits as data sources",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_RETIRED.L3_HIT",
	+ "PublicDescription": "Counts retired load instructions with at least one uop that hit in the L3 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "100021",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired load instructions missed L3 cache as data sources",
	+ "Counter": "0,1,2,3",
	+ "Data_LA": "1",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_RETIRED.L3_MISS",
	+ "PublicDescription": "Counts retired load instructions with at least one uop that missed in the L3 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "50021",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and modified data was forwarded.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xd4",
	+ "EventName": "MEM_LOAD_UOPS_MISC_RETIRED.L3_HIT_SNOOP_HITM",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and no data was forwarded.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xd4",
	+ "EventName": "MEM_LOAD_UOPS_MISC_RETIRED.L3_HIT_SNOOP_NO_FWD",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache in which a snoop was required and non-modified data was forwarded.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xd4",
	+ "EventName": "MEM_LOAD_UOPS_MISC_RETIRED.L3_HIT_SNOOP_WITH_FWD",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load ops retired that miss the L3 cache and hit in DRAM",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xd4",
	+ "EventName": "MEM_LOAD_UOPS_MISC_RETIRED.LOCAL_DRAM",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load ops retired that hit the L1 data cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load ops retired that miss in the L1 data cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load ops retired that hit in the L2 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load ops retired that miss in the L2 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load ops retired that hit in the L3 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x1c",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of loads that hit in a write combining buffer (WCB), excluding the first load that caused the WCB to allocate.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xd1",
	+ "EventName": "MEM_LOAD_UOPS_RETIRED.WCB_HIT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that uops are blocked for any of the following reasons: load buffer, store buffer or RSV full.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x04",
	+ "EventName": "MEM_SCHEDULER_BLOCK.ALL",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x7",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x04",
	+ "EventName": "MEM_SCHEDULER_BLOCK.LD_BUF",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x04",
	+ "EventName": "MEM_SCHEDULER_BLOCK.RSV",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x04",
	+ "EventName": "MEM_SCHEDULER_BLOCK.ST_BUF",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "MEM_STORE_RETIRED.L2_HIT",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x44",
	+ "EventName": "MEM_STORE_RETIRED.L2_HIT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of memory uops retired. A single uop that performs both a load AND a store will be counted as 1, not 2 (e.g. ADD [mem], CONST)",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.ALL",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x83",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load ops retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x81",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of store ops retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.ALL_STORES",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x82",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 1024. Only counts with PEBS enabled.",
	+ "Counter": "0,1",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_1024",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x400",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 128. Only counts with PEBS enabled.",
	+ "Counter": "0,1",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x80",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 16. Only counts with PEBS enabled.",
	+ "Counter": "0,1",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x10",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 2048. Only counts with PEBS enabled.",
	+ "Counter": "0,1",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_2048",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x800",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 256. Only counts with PEBS enabled.",
	+ "Counter": "0,1",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x100",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 32. Only counts with PEBS enabled.",
	+ "Counter": "0,1",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x20",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 4. Only counts with PEBS enabled.",
	+ "Counter": "0,1",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x4",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 512. Only counts with PEBS enabled.",
	+ "Counter": "0,1",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x200",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 64. Only counts with PEBS enabled.",
	+ "Counter": "0,1",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x40",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold of 8. Only counts with PEBS enabled.",
	+ "Counter": "0,1",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x8",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load uops retired that performed one or more locks",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.LOCK_LOADS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x21",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of memory uops retired that were splits.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.SPLIT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x43",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retired split load uops.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x41",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retired split store uops.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.SPLIT_STORES",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x42",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of memory uops retired that missed in the second level TLB.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.STLB_MISS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x13",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of load uops retired that miss in the second Level TLB.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.STLB_MISS_LOADS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x11",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of store uops retired that miss in the second level TLB.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.STLB_MISS_STORES",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x12",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of stores uops retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xd0",
	+ "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x6",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Retired memory uops for any access",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe5",
	+ "EventName": "MEM_UOP_RETIRED.ANY",
	+ "PublicDescription": "Number of retired micro-operations (uops) for load or store memory accesses",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts writebacks of modified cachelines that hit in the L3 or were snooped from another core's caches.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.COREWB_M.L3_HIT",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3F803C0008",
	+ "PublicDescription": "Counts writebacks of modified cachelines that hit in the L3 or were snooped from another core's caches. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts writebacks of non-modified cachelines that hit in the L3 or were snooped from another core's caches.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.COREWB_NONM.L3_HIT",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3F803C1000",
	+ "PublicDescription": "Counts writebacks of non-modified cachelines that hit in the L3 or were snooped from another core's caches. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_CODE_RD.ANY_RESPONSE",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10004",
	+ "PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that have any type of response. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_CODE_RD.L3_HIT",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3F803C0004",
	+ "PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HITM",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10003C0004",
	+ "PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_NO_FWD",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x4003C0004",
	+ "PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_CODE_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x8003C0004",
	+ "PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that have any type of response.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10001",
	+ "PublicDescription": "Counts demand data reads that have any type of response. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that have any type of response.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10001",
	+ "PublicDescription": "Counts demand data reads that have any type of response. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that were supplied by the L3 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_DATA_RD.L3_HIT",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3F803C0001",
	+ "PublicDescription": "Counts demand data reads that were supplied by the L3 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10003C0001",
	+ "PublicDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10003C0001",
	+ "PublicDescription": "Counts demand data reads that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x4003C0001",
	+ "PublicDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x8003C0001",
	+ "PublicDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that resulted in a snoop hit in another cores caches which forwarded the unmodified data to the requesting core.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x8003C0001",
	+ "PublicDescription": "Counts demand data reads that resulted in a snoop hit in another cores caches which forwarded the unmodified data to the requesting core. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10002",
	+ "PublicDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10002",
	+ "PublicDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that have any type of response. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_RFO.L3_HIT",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3F803C0002",
	+ "PublicDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10003C0002",
	+ "PublicDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10003C0002",
	+ "PublicDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that resulted in a snoop hit in another cores caches, data forwarding is required as the data is modified. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts all data read, code read, RFO and ITOM requests including demands and prefetches to the core caches (L1 or L2) that hit in the L3 or were snooped from another core's caches.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.READS_TO_CORE.L3_HIT",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3F803C4477",
	+ "PublicDescription": "Counts all data read, code read, RFO and ITOM requests including demands and prefetches to the core caches (L1 or L2) that hit in the L3 or were snooped from another core's caches. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Any memory transaction that reached the SQ.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x21",
	+ "EventName": "OFFCORE_REQUESTS.ALL_REQUESTS",
	+ "PublicDescription": "Counts memory transactions reached the super queue including requests initiated by the core, all L3 prefetches, page walks, etc..",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Demand and prefetch data reads",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x21",
	+ "EventName": "OFFCORE_REQUESTS.DATA_RD",
	+ "PublicDescription": "Counts the demand and prefetch data reads. All Core Data Reads include cacheable 'Demands' and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cacheable and Non-Cacheable code read requests",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x21",
	+ "EventName": "OFFCORE_REQUESTS.DEMAND_CODE_RD",
	+ "PublicDescription": "Counts both cacheable and Non-Cacheable code read requests.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Demand Data Read requests sent to uncore",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x21",
	+ "EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
	+ "PublicDescription": "Counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x21",
	+ "EventName": "OFFCORE_REQUESTS.DEMAND_RFO",
	+ "PublicDescription": "Counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x20",
	+ "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
	+ "PublicDescription": "Counts cycles when offcore outstanding cacheable Core Data Read transactions are present in the super queue. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles with offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x20",
	+ "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_CODE_RD",
	+ "PublicDescription": "Counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles where at least 1 outstanding demand data read request is pending.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x20",
	+ "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles with offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x20",
	+ "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
	+ "PublicDescription": "Counts the number of offcore outstanding demand rfo Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "OFFCORE_REQUESTS_OUTSTANDING.DATA_RD",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x20",
	+ "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DATA_RD",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Offcore outstanding Code Reads transactions in the SuperQueue (SQ), queue to uncore, every cycle.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x20",
	+ "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD",
	+ "PublicDescription": "Counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The 'Offcore outstanding' state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "For every cycle, increments by the number of outstanding demand data read requests pending.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x20",
	+ "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
	+ "PublicDescription": "For every cycle, increments by the number of outstanding demand data read requests pending. Requests are considered outstanding from the time they miss the core's L2 cache until the transaction completion message is sent to the requestor.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Store Read transactions pending for off-core. Highly correlated.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x20",
	+ "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",
	+ "PublicDescription": "Counts the number of off-core outstanding read-for-ownership (RFO) store transactions every cycle. An RFO transaction is considered to be in the Off-core outstanding state between L2 cache miss and transaction completion.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts bus locks, accounts for cache line split locks and UC locks.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2c",
	+ "EventName": "SQ_MISC.BUS_LOCK",
	+ "PublicDescription": "Counts the more expensive bus lock needed to enforce cache coherency for certain memory accesses that need to be done atomically. Can be created by issuing an atomic instruction (via the LOCK prefix) which causes a cache line split or accesses uncacheable memory.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of PREFETCHNTA, PREFETCHW, PREFETCHT0, PREFETCHT1 or PREFETCHT2 instructions executed.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x40",
	+ "EventName": "SW_PREFETCH_ACCESS.ANY",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0xf",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of PREFETCHNTA instructions executed.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x40",
	+ "EventName": "SW_PREFETCH_ACCESS.NTA",
	+ "PublicDescription": "Counts the number of PREFETCHNTA instructions executed.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of PREFETCHW instructions executed.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x40",
	+ "EventName": "SW_PREFETCH_ACCESS.PREFETCHW",
	+ "PublicDescription": "Counts the number of PREFETCHW instructions executed.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of PREFETCHT0 instructions executed.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x40",
	+ "EventName": "SW_PREFETCH_ACCESS.T0",
	+ "PublicDescription": "Counts the number of PREFETCHT0 instructions executed.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of PREFETCHT1 or PREFETCHT2 instructions executed.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x40",
	+ "EventName": "SW_PREFETCH_ACCESS.T1_T2",
	+ "PublicDescription": "Counts the number of PREFETCHT1 or PREFETCHT2 instructions executed.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to an icache miss",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.ICACHE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/floating-point.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/floating-point.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/floating-point.json
	@@ -0,0 +1,368 @@
	+[
	+ {
	+ "BriefDescription": "Counts the number of cycles when any of the floating point dividers are active.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "ARITH.FPDIV_ACTIVE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "This event counts the cycles the floating point divider is busy.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xb0",
	+ "EventName": "ARITH.FPDIV_ACTIVE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of active floating point dividers per cycle in the loop stage.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xcd",
	+ "EventName": "ARITH.FPDIV_OCCUPANCY",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of floating point divider uops executed per cycle.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xcd",
	+ "EventName": "ARITH.FPDIV_UOPS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts all microcode FP assists.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc1",
	+ "EventName": "ASSISTS.FP",
	+ "PublicDescription": "Counts all microcode Floating Point assists.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "ASSISTS.SSE_AVX_MIX",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc1",
	+ "EventName": "ASSISTS.SSE_AVX_MIX",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "FP_ARITH_DISPATCHED.PORT_0 [This event is alias to FP_ARITH_DISPATCHED.V0]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "FP_ARITH_DISPATCHED.PORT_0",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "FP_ARITH_DISPATCHED.PORT_1 [This event is alias to FP_ARITH_DISPATCHED.V1]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "FP_ARITH_DISPATCHED.PORT_1",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "FP_ARITH_DISPATCHED.PORT_5 [This event is alias to FP_ARITH_DISPATCHED.V2]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "FP_ARITH_DISPATCHED.PORT_5",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "FP_ARITH_DISPATCHED.V0 [This event is alias to FP_ARITH_DISPATCHED.PORT_0]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "FP_ARITH_DISPATCHED.V0",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "FP_ARITH_DISPATCHED.V1 [This event is alias to FP_ARITH_DISPATCHED.PORT_1]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "FP_ARITH_DISPATCHED.V1",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "FP_ARITH_DISPATCHED.V2 [This event is alias to FP_ARITH_DISPATCHED.PORT_5]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "FP_ARITH_DISPATCHED.V2",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
	+ "PublicDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
	+ "PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
	+ "PublicDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 4 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
	+ "PublicDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 8 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT RSQRT RCP DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of SSE/AVX computational 128-bit packed single and 256-bit packed double precision FP instructions retired; some instructions will count twice as noted below. Each count represents 2 or/and 4 computation operations, 1 for each element. Applies to SSE* and AVX* packed single precision and packed double precision FP instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB count twice as they perform 2 calculations per element.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_ARITH_INST_RETIRED.4_FLOPS",
	+ "PublicDescription": "Number of SSE/AVX computational 128-bit packed single precision and 256-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 or/and 4 computation operations, one for each element. Applies to SSE* and AVX* packed single precision floating-point and packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX RCP14 RSQRT14 SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x18",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired; some instructions will count twice as noted below. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP14 RSQRT14 RANGE SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_ARITH_INST_RETIRED.SCALAR",
	+ "PublicDescription": "Number of SSE/AVX computational scalar single precision and double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
	+ "PublicDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
	+ "PublicDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 1 computational operation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT RSQRT RCP FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of any Vector retired FP arithmetic instructions",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_ARITH_INST_RETIRED.VECTOR",
	+ "PublicDescription": "Number of any Vector retired FP arithmetic instructions. The DAZ and FTZ flags in the MXCSR register need to be set when using these events.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xfc",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of all types of floating point operations per uop with all default weighting",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc8",
	+ "EventName": "FP_FLOPS_RETIRED.ALL",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x3",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP64]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Deprecated": "1",
	+ "EventCode": "0xc8",
	+ "EventName": "FP_FLOPS_RETIRED.DP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of floating point operations that produce 32 bit single precision results [This event is alias to FP_FLOPS_RETIRED.SP]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc8",
	+ "EventName": "FP_FLOPS_RETIRED.FP32",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of floating point operations that produce 64 bit double precision results [This event is alias to FP_FLOPS_RETIRED.DP]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc8",
	+ "EventName": "FP_FLOPS_RETIRED.FP64",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "This event is deprecated. [This event is alias to FP_FLOPS_RETIRED.FP32]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Deprecated": "1",
	+ "EventCode": "0xc8",
	+ "EventName": "FP_FLOPS_RETIRED.SP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the total number of floating point retired instructions.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_INST_RETIRED.128B_DP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retired instructions whose sources are a packed 128 bit single precision floating point. This may be SSE or AVX.128 operations.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_INST_RETIRED.128B_SP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retired instructions whose sources are a packed 256 bit double precision floating point.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_INST_RETIRED.256B_DP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retired instructions whose sources are a scalar 32bit single precision floating point.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_INST_RETIRED.32B_SP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retired instructions whose sources are a scalar 64 bit double precision floating point.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc7",
	+ "EventName": "FP_INST_RETIRED.64B_DP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on all floating point ports.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "FP_VINT_UOPS_EXECUTED.ALL",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xf",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 0.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "FP_VINT_UOPS_EXECUTED.P0",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 1.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "FP_VINT_UOPS_EXECUTED.P1",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 2.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "FP_VINT_UOPS_EXECUTED.P2",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on floating point and vector integer port 0, 1, 2.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "FP_VINT_UOPS_EXECUTED.PRIMARY",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xe",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on floating point and vector integer store data port.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "FP_VINT_UOPS_EXECUTED.STD",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of floating point operations retired that required microcode assist.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.FP_ASSIST",
	+ "PublicDescription": "Counts the number of floating point operations retired that required microcode assist, which is not a reflection of the number of FP operations, instructions or uops.",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of floating point divide uops retired (x87 and sse, including x87 sqrt).",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc2",
	+ "EventName": "UOPS_RETIRED.FPDIV",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/frontend.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/frontend.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/frontend.json
	@@ -0,0 +1,623 @@
	+[
	+ {
	+ "BriefDescription": "Counts the total number of BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe6",
	+ "EventName": "BACLEARS.ANY",
	+ "PublicDescription": "Counts the total number of BACLEARS, which occur when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Clears due to Unknown Branches.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x60",
	+ "EventName": "BACLEARS.ANY",
	+ "PublicDescription": "Number of times the front-end is resteered when it finds a branch instruction in a fetch line. This is called Unknown Branch which occurs for the first time a branch instruction is fetched or when the branch is not tracked by the BPU (Branch Prediction Unit) anymore.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Stalls caused by changing prefix length of the instruction.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x87",
	+ "EventName": "DECODE.LCP",
	+ "PublicDescription": "Counts cycles that the Instruction Length decoder (ILD) stalls occurred due to dynamically changing prefix length of the decoded instruction (by operand size prefix instruction 0x66, address size prefix instruction 0x67 or REX.W for Intel64). Count is proportional to the number of prefixes in a 16B-line. This may result in a three-cycle penalty for each LCP (Length changing prefix) in a 16-byte chunk.",
	+ "SampleAfterValue": "500009",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles the Microcode Sequencer is busy.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x87",
	+ "EventName": "DECODE.MS_BUSY",
	+ "SampleAfterValue": "500009",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "DSB-to-MITE switch true penalty cycles.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x61",
	+ "EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
	+ "PublicDescription": "Decode Stream Buffer (DSB) is a Uop-cache that holds translations of previously fetched instructions that were decoded by the legacy x86 decode pipeline (MITE). This event counts fetch penalty cycles when a transition occurs from DSB to MITE.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of instructions retired that were tagged with having preceded with frontend bound behavior",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.ALL",
	+ "SampleAfterValue": "1000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Retired ANT branches",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.ANY_ANT",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x9",
	+ "PublicDescription": "Always Not Taken (ANT) conditional retired branches (no BTB entry and not mispredicted) Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired Instructions who experienced DSB miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.ANY_DSB_MISS",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x1",
	+ "PublicDescription": "Counts retired Instructions that experienced DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of instruction retired that are tagged after a branch instruction causes bubbles/empty issue slots due to a baclear",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.BRANCH_DETECT",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of instruction retired that are tagged after a branch instruction causes bubbles /empty issue slots due to a btclear",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.BRANCH_RESTEER",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of instructions retired that were tagged following an ms flow due to the bubble/wasted issue slot from exiting long ms flow",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.CISC",
	+ "PublicDescription": "Counts the number of instructions retired that were tagged following an ms flow due to the bubble/wasted issue slot from exiting long ms flow",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of instructions retired that were tagged every cycle the decoder is unable to send 3 uops per cycle.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.DECODE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Retired Instructions who experienced a critical DSB miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.DSB_MISS",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x11",
	+ "PublicDescription": "Number of retired Instructions that experienced a critical DSB (Decode stream buffer i.e. the decoded instruction-cache) miss. Critical means stalls were exposed to the back-end as a result of the DSB miss. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to icache miss",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.ICACHE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of instructions retired that were tagged because empty issue slots were seen before the uop due to ITLB miss",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.ITLB_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Retired Instructions who experienced iTLB true miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.ITLB_MISS",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x14",
	+ "PublicDescription": "Counts retired Instructions that experienced iTLB (Instruction TLB) true miss. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired Instructions who experienced Instruction L1 Cache true miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.L1I_MISS",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x12",
	+ "PublicDescription": "Counts retired Instructions who experienced Instruction L1 Cache true miss. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired Instructions who experienced Instruction L2 Cache true miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.L2_MISS",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x13",
	+ "PublicDescription": "Counts retired Instructions who experienced Instruction L2 Cache true miss. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions after front-end starvation of at least 1 cycle",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_1",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x600106",
	+ "PublicDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of at least 1 cycle which was not interrupted by a back-end stall. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_128",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x608006",
	+ "PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 128 cycles which was not interrupted by a back-end stall. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 16 cycles which was not interrupted by a back-end stall.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_16",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x601006",
	+ "PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 16 cycles. During this period the front-end delivered no uops. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions after front-end starvation of at least 2 cycles",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_2",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x600206",
	+ "PublicDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of at least 2 cycles which was not interrupted by a back-end stall. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_256",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x610006",
	+ "PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 256 cycles which was not interrupted by a back-end stall. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions that are fetched after an interval where the front-end had at least 1 bubble-slot for a period of 2 cycles which was not interrupted by a back-end stall.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x100206",
	+ "PublicDescription": "Counts retired instructions that are delivered to the back-end after the front-end had at least 1 bubble-slot for a period of 2 cycles. A bubble-slot is an empty issue-pipeline slot while there was no RAT stall. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 32 cycles which was not interrupted by a back-end stall.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_32",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x602006",
	+ "PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 32 cycles. During this period the front-end delivered no uops. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_4",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x600406",
	+ "PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 4 cycles which was not interrupted by a back-end stall. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_512",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x620006",
	+ "PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 512 cycles which was not interrupted by a back-end stall. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_64",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x604006",
	+ "PublicDescription": "Counts retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 64 cycles which was not interrupted by a back-end stall. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired instructions that are fetched after an interval where the front-end delivered no uops for a period of 8 cycles which was not interrupted by a back-end stall.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.LATENCY_GE_8",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x600806",
	+ "PublicDescription": "Counts retired instructions that are delivered to the back-end after a front-end stall of at least 8 cycles. During this period the front-end delivered no uops. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted Retired ANT branches",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.MISP_ANT",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x9",
	+ "PublicDescription": "ANT retired branches that got just mispredicted Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "FRONTEND_RETIRED.MS_FLOWS",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.MS_FLOWS",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x8",
	+ "PublicDescription": "FRONTEND_RETIRED.MS_FLOWS Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of instruction retired tagged after a wasted issue slot if none of the previous events occurred",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.OTHER",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of instruction retired that are tagged after a branch instruction causes bubbles/empty issue slots due to a predecode wrong.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.PREDECODE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Retired Instructions who experienced STLB (2nd level TLB) true miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.STLB_MISS",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x15",
	+ "PublicDescription": "Counts retired Instructions that experienced STLB (2nd level TLB) true miss. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "FRONTEND_RETIRED.UNKNOWN_BRANCH",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc6",
	+ "EventName": "FRONTEND_RETIRED.UNKNOWN_BRANCH",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x17",
	+ "PublicDescription": "FRONTEND_RETIRED.UNKNOWN_BRANCH Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x80",
	+ "EventName": "ICACHE.ACCESSES",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x3",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x80",
	+ "EventName": "ICACHE.MISSES",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache miss.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x80",
	+ "EventName": "ICACHE_DATA.STALLS",
	+ "PublicDescription": "Counts cycles where a code line fetch is stalled due to an L1 instruction cache miss. The decode pipeline works at a 32 Byte granularity.",
	+ "SampleAfterValue": "500009",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "ICACHE_DATA.STALL_PERIODS",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EdgeDetect": "1",
	+ "EventCode": "0x80",
	+ "EventName": "ICACHE_DATA.STALL_PERIODS",
	+ "SampleAfterValue": "500009",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x83",
	+ "EventName": "ICACHE_TAG.STALLS",
	+ "PublicDescription": "Counts cycles where a code fetch is stalled due to L1 instruction cache tag miss.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "ICACHE_TAG.STALLS_INUSE",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x83",
	+ "EventName": "ICACHE_TAG.STALLS_INUSE",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "ICACHE_TAG.STALLS_ISB",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x83",
	+ "EventName": "ICACHE_TAG.STALLS_ISB",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x79",
	+ "EventName": "IDQ.DSB_CYCLES_ANY",
	+ "PublicDescription": "Counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles DSB is delivering optimal number of Uops",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "6",
	+ "EventCode": "0x79",
	+ "EventName": "IDQ.DSB_CYCLES_OK",
	+ "PublicDescription": "Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the DSB (Decode Stream Buffer) path. Count includes uops that may 'bypass' the IDQ.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x79",
	+ "EventName": "IDQ.DSB_UOPS",
	+ "PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles MITE is delivering any Uop",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x79",
	+ "EventName": "IDQ.MITE_CYCLES_ANY",
	+ "PublicDescription": "Counts the number of cycles uops were delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles MITE is delivering optimal number of Uops",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "6",
	+ "EventCode": "0x79",
	+ "EventName": "IDQ.MITE_CYCLES_OK",
	+ "PublicDescription": "Counts the number of cycles where optimal number of uops was delivered to the Instruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. During these cycles uops are not being delivered from the Decode Stream Buffer (DSB).",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x79",
	+ "EventName": "IDQ.MITE_UOPS",
	+ "PublicDescription": "Counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when uops are being delivered to IDQ while MS is busy",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x79",
	+ "EventName": "IDQ.MS_CYCLES_ANY",
	+ "PublicDescription": "Counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of switches from DSB or MITE to the MS",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EdgeDetect": "1",
	+ "EventCode": "0x79",
	+ "EventName": "IDQ.MS_SWITCHES",
	+ "PublicDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops initiated by MITE or Decode Stream Buffer (DSB) and delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x79",
	+ "EventName": "IDQ.MS_UOPS",
	+ "PublicDescription": "Counts the number of uops initiated by MITE or Decode Stream Buffer (DSB) and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may 'bypass' the IDQ.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This event counts a subset of the Topdown Slots event that when no operation was delivered to the back-end pipeline due to instruction fetch limitations when the back-end could have accepted more operations. Common examples include instruction cache misses or x86 instruction decode limitations.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x9c",
	+ "EventName": "IDQ_BUBBLES.CORE",
	+ "PublicDescription": "This event counts a subset of the Topdown Slots event that when no operation was delivered to the back-end pipeline due to instruction fetch limitations when the back-end could have accepted more operations. Common examples include instruction cache misses or x86 instruction decode limitations. The count may be distributed among unhalted logical processors (hyper-threads) who share the same physical core, in processors that support Intel Hyper-Threading Technology. Software can use this event as the numerator for the Frontend Bound metric (or top-level category) of the Top-down Microarchitecture Analysis method.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "6",
	+ "EventCode": "0x9c",
	+ "EventName": "IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE",
	+ "PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0x9c",
	+ "EventName": "IDQ_BUBBLES.CYCLES_FE_WAS_OK",
	+ "Invert": "1",
	+ "PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x9c",
	+ "EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
	+ "PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled [This event is alias to IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "6",
	+ "EventCode": "0x9c",
	+ "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
	+ "PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled [This event is alias to IDQ_BUBBLES.CYCLES_FE_WAS_OK]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0x9c",
	+ "EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
	+ "Invert": "1",
	+ "PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CYCLES_FE_WAS_OK]",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the micro-sequencer is busy.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe7",
	+ "EventName": "MS_DECODED.MS_BUSY",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/memory.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/memory.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/memory.json
	@@ -0,0 +1,499 @@
	+[
	+ {
	+ "BriefDescription": "Cycles while L3 cache miss demand load is outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "2",
	+ "EventCode": "0xa3",
	+ "EventName": "CYCLE_ACTIVITY.CYCLES_L3_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Execution stalls while L3 cache miss demand load is outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "6",
	+ "EventCode": "0xa3",
	+ "EventName": "CYCLE_ACTIVITY.STALLS_L3_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x6",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to any number of reasons, including an L1 miss, WCB full, pagewalk, store address block or store data block.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.ANY",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x7f",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to any number of reasons, including an L1 miss, WCB full, pagewalk, store address block or store data block, on a load that retires.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.ANY_AT_RET",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xff",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a core bound stall including a store address match, a DTLB miss or a page walk that detains the load from retiring.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.L1_BOUND_AT_RET",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xf4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a DL1 miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.L1_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DL1 miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.L1_MISS_AT_RET",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x81",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to other block cases.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.OTHER",
	+ "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to other block cases such as pipeline conflicts, fences, etc.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.OTHER_AT_RET",
	+ "PublicDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases such as pipeline conflicts, fences, etc.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xc0",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a pagewalk.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.PGWALK",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a pagewalk.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.PGWALK_AT_RET",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xa0",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a store address match.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.ST_ADDR",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a store address match.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.ST_ADDR_AT_RET",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x84",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to request buffers full or lock in progress.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.WCB_FULL",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to request buffers full or lock in progress.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.WCB_FULL_AT_RET",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x82",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Number of machine clears due to memory ordering conflicts.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
	+ "PublicDescription": "Counts the number of Machine Clears detected dye to memory ordering. Memory Ordering Machine Clears may apply when a memory read may not conform to the memory ordering rules of the x86 architecture",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "2",
	+ "EventCode": "0x47",
	+ "EventName": "MEMORY_ACTIVITY.CYCLES_L1D_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "3",
	+ "EventCode": "0x47",
	+ "EventName": "MEMORY_ACTIVITY.STALLS_L1D_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Execution stalls while L2 cache miss demand cacheable load request is outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "5",
	+ "EventCode": "0x47",
	+ "EventName": "MEMORY_ACTIVITY.STALLS_L2_MISS",
	+ "PublicDescription": "Execution stalls while L2 cache miss demand cacheable load request is outstanding (will not count for uncacheable demand requests e.g. bus lock).",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Execution stalls while L3 cache miss demand cacheable load request is outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "9",
	+ "EventCode": "0x47",
	+ "EventName": "MEMORY_ACTIVITY.STALLS_L3_MISS",
	+ "PublicDescription": "Execution stalls while L3 cache miss demand cacheable load request is outstanding (will not count for uncacheable demand requests e.g. bus lock).",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x9",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 1024 cycles.",
	+ "Counter": "1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_1024",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x400",
	+ "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 1024 cycles. Reported latency may be longer than just the memory latency. Available PDIST counters: 0",
	+ "SampleAfterValue": "53",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles.",
	+ "Counter": "1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x80",
	+ "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 128 cycles. Reported latency may be longer than just the memory latency. Available PDIST counters: 0",
	+ "SampleAfterValue": "1009",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles.",
	+ "Counter": "1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x10",
	+ "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 16 cycles. Reported latency may be longer than just the memory latency. Available PDIST counters: 0",
	+ "SampleAfterValue": "20011",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 2048 cycles.",
	+ "Counter": "1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_2048",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x800",
	+ "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 2048 cycles. Reported latency may be longer than just the memory latency. Available PDIST counters: 0",
	+ "SampleAfterValue": "23",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles.",
	+ "Counter": "1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x100",
	+ "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 256 cycles. Reported latency may be longer than just the memory latency. Available PDIST counters: 0",
	+ "SampleAfterValue": "503",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles.",
	+ "Counter": "1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x20",
	+ "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 32 cycles. Reported latency may be longer than just the memory latency. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles.",
	+ "Counter": "1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x4",
	+ "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 4 cycles. Reported latency may be longer than just the memory latency. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles.",
	+ "Counter": "1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x200",
	+ "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 512 cycles. Reported latency may be longer than just the memory latency. Available PDIST counters: 0",
	+ "SampleAfterValue": "101",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles.",
	+ "Counter": "1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x40",
	+ "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 64 cycles. Reported latency may be longer than just the memory latency. Available PDIST counters: 0",
	+ "SampleAfterValue": "2003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles.",
	+ "Counter": "1,2,3,4,5,6,7",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
	+ "MSRIndex": "0x3F6",
	+ "MSRValue": "0x8",
	+ "PublicDescription": "Counts randomly selected loads when the latency from first dispatch to completion is greater than 8 cycles. Reported latency may be longer than just the memory latency. Available PDIST counters: 0",
	+ "SampleAfterValue": "50021",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired memory store access operations. A PDist event for PEBS Store Latency Facility.",
	+ "Counter": "0",
	+ "Data_LA": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "MEM_TRANS_RETIRED.STORE_SAMPLE",
	+ "PublicDescription": "Counts Retired memory accesses with at least 1 store operation. This PEBS event is the precisely-distributed (PDist) trigger covering all stores uops for sampling by the PEBS Store Latency Facility. The facility is described in Intel SDM Volume 3 section 19.9.8 Available PDIST counters: 0",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts misaligned loads that are 4K page splits.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x13",
	+ "EventName": "MISALIGN_MEM_REF.LOAD_PAGE_SPLIT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts misaligned stores that are 4K page splits.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x13",
	+ "EventName": "MISALIGN_MEM_REF.STORE_PAGE_SPLIT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_CODE_RD.DRAM",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x184000004",
	+ "PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were supplied by DRAM. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the L3 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_CODE_RD.L3_MISS",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3FBFC00004",
	+ "PublicDescription": "Counts demand instruction fetches and L1 instruction cache prefetches that were not supplied by the L3 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that were supplied by DRAM.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_DATA_RD.DRAM",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x184000001",
	+ "PublicDescription": "Counts demand data reads that were supplied by DRAM. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that were supplied by DRAM.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.DEMAND_DATA_RD.DRAM",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x184000001",
	+ "PublicDescription": "Counts demand data reads that were supplied by DRAM. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3FBFC00001",
	+ "PublicDescription": "Counts demand data reads that were not supplied by the L3 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3FBFC00001",
	+ "PublicDescription": "Counts demand data reads that were not supplied by the L3 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_RFO.DRAM",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x184000002",
	+ "PublicDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by DRAM. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.DEMAND_RFO.L3_MISS",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3FBFC00002",
	+ "PublicDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.DEMAND_RFO.L3_MISS",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x3FBFC00002",
	+ "PublicDescription": "Counts demand read for ownership (RFO) requests and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts demand data read requests that miss the L3 cache.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x21",
	+ "EventName": "OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles where data return is pending for a Demand Data Read request who miss L3 cache.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x20",
	+ "EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_L3_MISS_DEMAND_DATA_RD",
	+ "PublicDescription": "Cycles with at least 1 Demand Data Read requests who miss L3 cache in the superQ.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "For every cycle, increments by the number of demand data read requests pending that are known to have missed the L3 cache.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x20",
	+ "EventName": "OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD",
	+ "PublicDescription": "For every cycle, increments by the number of demand data read requests pending that are known to have missed the L3 cache. Note that this does not capture all elapsed cycles while requests are outstanding - only cycles from when the requests were known by the requesting core to have missed the L3 cache.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/mtl-metrics.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/mtl-metrics.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/mtl-metrics.json
	@@ -0,0 +1,2825 @@
	+[
	+ {
	+ "BriefDescription": "C10 residency percent per package",
	+ "MetricExpr": "cstate_pkg@c10\\-residency@ / msr@tsc@",
	+ "MetricGroup": "Power",
	+ "MetricName": "C10_Pkg_Residency",
	+ "ScaleUnit": "100%"
	+ },
	+ {
	+ "BriefDescription": "C1 residency percent per core",
	+ "MetricExpr": "cstate_core@c1\\-residency@ / msr@tsc@",
	+ "MetricGroup": "Power",
	+ "MetricName": "C1_Core_Residency",
	+ "ScaleUnit": "100%"
	+ },
	+ {
	+ "BriefDescription": "C2 residency percent per package",
	+ "MetricExpr": "cstate_pkg@c2\\-residency@ / msr@tsc@",
	+ "MetricGroup": "Power",
	+ "MetricName": "C2_Pkg_Residency",
	+ "ScaleUnit": "100%"
	+ },
	+ {
	+ "BriefDescription": "C3 residency percent per package",
	+ "MetricExpr": "cstate_pkg@c3\\-residency@ / msr@tsc@",
	+ "MetricGroup": "Power",
	+ "MetricName": "C3_Pkg_Residency",
	+ "ScaleUnit": "100%"
	+ },
	+ {
	+ "BriefDescription": "C6 residency percent per core",
	+ "MetricExpr": "cstate_core@c6\\-residency@ / msr@tsc@",
	+ "MetricGroup": "Power",
	+ "MetricName": "C6_Core_Residency",
	+ "ScaleUnit": "100%"
	+ },
	+ {
	+ "BriefDescription": "C6 residency percent per package",
	+ "MetricExpr": "cstate_pkg@c6\\-residency@ / msr@tsc@",
	+ "MetricGroup": "Power",
	+ "MetricName": "C6_Pkg_Residency",
	+ "ScaleUnit": "100%"
	+ },
	+ {
	+ "BriefDescription": "C7 residency percent per core",
	+ "MetricExpr": "cstate_core@c7\\-residency@ / msr@tsc@",
	+ "MetricGroup": "Power",
	+ "MetricName": "C7_Core_Residency",
	+ "ScaleUnit": "100%"
	+ },
	+ {
	+ "BriefDescription": "C8 residency percent per package",
	+ "MetricExpr": "cstate_pkg@c8\\-residency@ / msr@tsc@",
	+ "MetricGroup": "Power",
	+ "MetricName": "C8_Pkg_Residency",
	+ "ScaleUnit": "100%"
	+ },
	+ {
	+ "BriefDescription": "Percentage of cycles spent in System Management Interrupts.",
	+ "MetricExpr": "((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)",
	+ "MetricGroup": "smi",
	+ "MetricName": "smi_cycles",
	+ "MetricThreshold": "smi_cycles > 0.1",
	+ "ScaleUnit": "100%"
	+ },
	+ {
	+ "BriefDescription": "Number of SMI interrupts.",
	+ "MetricExpr": "msr@smi@",
	+ "MetricGroup": "smi",
	+ "MetricName": "smi_num",
	+ "ScaleUnit": "1SMI#"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to certain allocation restrictions",
	+ "MetricExpr": "tma_core_bound",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_core_bound_group",
	+ "MetricName": "tma_allocation_restriction",
	+ "MetricThreshold": "tma_allocation_restriction > 0.1 & (tma_core_bound > 0.1 & tma_backend_bound > 0.1)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend due to backend stalls",
	+ "DefaultMetricgroupName": "TopdownL1",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BE_BOUND.ALL_P@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "Default;TopdownL1;tma_L1_group",
	+ "MetricName": "tma_backend_bound",
	+ "MetricThreshold": "tma_backend_bound > 0.1",
	+ "MetricgroupNoGroup": "TopdownL1;Default",
	+ "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend due to backend stalls. Note that uops must be available for consumption in order for this event to count. If a uop is not available (IQ is empty), this event will not count",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear",
	+ "DefaultMetricgroupName": "TopdownL1",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BAD_SPECULATION.ALL_P@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "Default;TopdownL1;tma_L1_group",
	+ "MetricName": "tma_bad_speculation",
	+ "MetricThreshold": "tma_bad_speculation > 0.15",
	+ "MetricgroupNoGroup": "TopdownL1;Default",
	+ "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window including relevant microcode flows and while uops are not yet available in the instruction queue (IQ). Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.BRANCH_DETECT@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_latency_group",
	+ "MetricName": "tma_branch_detect",
	+ "MetricThreshold": "tma_branch_detect > 0.05 & (tma_ifetch_latency > 0.15 & tma_frontend_bound > 0.2)",
	+ "PublicDescription": "Counts the number of issue slots that were not delivered by the frontend due to BACLEARS, which occurs when the Branch Target Buffer (BTB) prediction or lack thereof, was corrected by a later branch predictor in the frontend. Includes BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to branch mispredicts",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BAD_SPECULATION.MISPREDICT@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL2;tma_L2_group;tma_bad_speculation_group",
	+ "MetricName": "tma_branch_mispredicts",
	+ "MetricThreshold": "tma_branch_mispredicts > 0.05 & tma_bad_speculation > 0.15",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to BTCLEARS, which occurs when the Branch Target Buffer (BTB) predicts a taken branch.",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.BRANCH_RESTEER@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_latency_group",
	+ "MetricName": "tma_branch_resteer",
	+ "MetricThreshold": "tma_branch_resteer > 0.05 & (tma_ifetch_latency > 0.15 & tma_frontend_bound > 0.2)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to the microcode sequencer (MS).",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.CISC@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_bandwidth_group",
	+ "MetricName": "tma_cisc",
	+ "MetricThreshold": "tma_cisc > 0.05 & (tma_ifetch_bandwidth > 0.1 & tma_frontend_bound > 0.2)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles due to backend bound stalls that are bounded by core restrictions and not attributed to an outstanding load or stores, or resource limitation",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL2;tma_L2_group;tma_backend_bound_group",
	+ "MetricName": "tma_core_bound",
	+ "MetricThreshold": "tma_core_bound > 0.1 & tma_backend_bound > 0.1",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to decode stalls.",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.DECODE@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_bandwidth_group",
	+ "MetricName": "tma_decode",
	+ "MetricThreshold": "tma_decode > 0.05 & (tma_ifetch_bandwidth > 0.1 & tma_frontend_bound > 0.2)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to a machine clear that does not require the use of microcode, classified as a fast nuke, due to memory ordering, memory disambiguation and memory renaming",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BAD_SPECULATION.FASTNUKE@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_machine_clears_group",
	+ "MetricName": "tma_fast_nuke",
	+ "MetricThreshold": "tma_fast_nuke > 0.05 & (tma_machine_clears > 0.05 & tma_bad_speculation > 0.15)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to frontend stalls.",
	+ "DefaultMetricgroupName": "TopdownL1",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.ALL_P@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "Default;TopdownL1;tma_L1_group",
	+ "MetricName": "tma_frontend_bound",
	+ "MetricThreshold": "tma_frontend_bound > 0.2",
	+ "MetricgroupNoGroup": "TopdownL1;Default",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to instruction cache misses.",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.ICACHE@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_latency_group",
	+ "MetricName": "tma_icache_misses",
	+ "MetricThreshold": "tma_icache_misses > 0.05 & (tma_ifetch_latency > 0.15 & tma_frontend_bound > 0.2)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL2;tma_L2_group;tma_frontend_bound_group",
	+ "MetricName": "tma_ifetch_bandwidth",
	+ "MetricThreshold": "tma_ifetch_bandwidth > 0.1 & tma_frontend_bound > 0.2",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to frontend latency restrictions due to icache misses, itlb misses, branch detection, and resteer limitations.",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.FRONTEND_LATENCY@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL2;tma_L2_group;tma_frontend_bound_group",
	+ "MetricName": "tma_ifetch_latency",
	+ "MetricThreshold": "tma_ifetch_latency > 0.15 & tma_frontend_bound > 0.2",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Floating Point (FP) Operation",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@FP_FLOPS_RETIRED.ALL@",
	+ "MetricGroup": "Flops",
	+ "MetricName": "tma_info_arith_inst_mix_ipflop",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per FP Arithmetic AVX/SSE 128-bit instruction",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / (cpu_atom@FP_INST_RETIRED.128B_DP@ + cpu_atom@FP_INST_RETIRED.128B_SP@)",
	+ "MetricGroup": "Flops",
	+ "MetricName": "tma_info_arith_inst_mix_ipfparith_avx128",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per FP Arithmetic Scalar Double-Precision instruction",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@FP_INST_RETIRED.64B_DP@",
	+ "MetricGroup": "Flops",
	+ "MetricName": "tma_info_arith_inst_mix_ipfparith_scalar_dp",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per FP Arithmetic Scalar Single-Precision instruction",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@FP_INST_RETIRED.32B_SP@",
	+ "MetricGroup": "Flops",
	+ "MetricName": "tma_info_arith_inst_mix_ipfparith_scalar_sp",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of time that retirement is stalled due to a first level data TLB miss",
	+ "MetricExpr": "100 * (cpu_atom@LD_HEAD.DTLB_MISS_AT_RET@ + cpu_atom@LD_HEAD.PGWALK_AT_RET@) / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricName": "tma_info_bottleneck_%_dtlb_miss_bound_cycles",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of time that allocation and retirement is stalled by the Frontend Cluster due to an Ifetch Miss, either Icache or ITLB Miss",
	+ "MetricExpr": "100 * cpu_atom@MEM_BOUND_STALLS_IFETCH.ALL@ / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricGroup": "Ifetch",
	+ "MetricName": "tma_info_bottleneck_%_ifetch_miss_bound_cycles",
	+ "PublicDescription": "Percentage of time that allocation and retirement is stalled by the Frontend Cluster due to an Ifetch Miss, either Icache or ITLB Miss. See Info.Ifetch_Bound",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of time that retirement is stalled due to an L1 miss",
	+ "MetricExpr": "100 * cpu_atom@MEM_BOUND_STALLS_LOAD.ALL@ / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricGroup": "Load_Store_Miss",
	+ "MetricName": "tma_info_bottleneck_%_load_miss_bound_cycles",
	+ "PublicDescription": "Percentage of time that retirement is stalled due to an L1 miss. See Info.Load_Miss_Bound",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of time that retirement is stalled by the Memory Cluster due to a pipeline stall",
	+ "MetricExpr": "100 * cpu_atom@LD_HEAD.ANY_AT_RET@ / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricGroup": "Mem_Exec",
	+ "MetricName": "tma_info_bottleneck_%_mem_exec_bound_cycles",
	+ "PublicDescription": "Percentage of time that retirement is stalled by the Memory Cluster due to a pipeline stall. See Info.Mem_Exec_Bound",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Branch (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@BR_INST_RETIRED.ALL_BRANCHES@",
	+ "MetricName": "tma_info_br_inst_mix_ipbranch",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instruction per (near) call (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@BR_INST_RETIRED.NEAR_CALL@",
	+ "MetricName": "tma_info_br_inst_mix_ipcall",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Far Branch ( Far Branches apply upon transition from application to operating system, handling interrupts, exceptions) [lower number means higher occurrence rate]",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@BR_INST_RETIRED.FAR_BRANCH@u",
	+ "MetricName": "tma_info_br_inst_mix_ipfarbranch",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per retired conditional Branch Misprediction where the branch was not taken",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / (cpu_atom@BR_MISP_RETIRED.COND@ - cpu_atom@BR_MISP_RETIRED.COND_TAKEN@)",
	+ "MetricName": "tma_info_br_inst_mix_ipmisp_cond_ntaken",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per retired conditional Branch Misprediction where the branch was taken",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@BR_MISP_RETIRED.COND_TAKEN@",
	+ "MetricName": "tma_info_br_inst_mix_ipmisp_cond_taken",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per retired indirect call or jump Branch Misprediction",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@BR_MISP_RETIRED.INDIRECT@",
	+ "MetricName": "tma_info_br_inst_mix_ipmisp_indirect",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per retired return Branch Misprediction",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@BR_MISP_RETIRED.RETURN@",
	+ "MetricName": "tma_info_br_inst_mix_ipmisp_ret",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per retired Branch Misprediction",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@BR_MISP_RETIRED.ALL_BRANCHES@",
	+ "MetricName": "tma_info_br_inst_mix_ipmispredict",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Ratio of all branches which mispredict",
	+ "MetricExpr": "cpu_atom@BR_MISP_RETIRED.ALL_BRANCHES@ / cpu_atom@BR_INST_RETIRED.ALL_BRANCHES@",
	+ "MetricName": "tma_info_br_mispredict_bound_branch_mispredict_ratio",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Ratio between Mispredicted branches and unknown branches",
	+ "MetricExpr": "cpu_atom@BR_MISP_RETIRED.ALL_BRANCHES@ / cpu_atom@BACLEARS.ANY@",
	+ "MetricName": "tma_info_br_mispredict_bound_branch_mispredict_to_unknown_branch_ratio",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of time that allocation is stalled due to load buffer full",
	+ "MetricExpr": "100 * cpu_atom@MEM_SCHEDULER_BLOCK.LD_BUF@ / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricName": "tma_info_buffer_stalls_%_load_buffer_stall_cycles",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of time that allocation is stalled due to memory reservation stations full",
	+ "MetricExpr": "100 * cpu_atom@MEM_SCHEDULER_BLOCK.RSV@ / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricName": "tma_info_buffer_stalls_%_mem_rsv_stall_cycles",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of time that allocation is stalled due to store buffer full",
	+ "MetricExpr": "100 * cpu_atom@MEM_SCHEDULER_BLOCK.ST_BUF@ / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricName": "tma_info_buffer_stalls_%_store_buffer_stall_cycles",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Cycles Per Instruction",
	+ "MetricExpr": "cpu_atom@CPU_CLK_UNHALTED.CORE@ / cpu_atom@INST_RETIRED.ANY@",
	+ "MetricName": "tma_info_core_cpi",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Floating Point Operations Per Cycle",
	+ "MetricExpr": "cpu_atom@FP_FLOPS_RETIRED.ALL@ / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricGroup": "Flops",
	+ "MetricName": "tma_info_core_flopc",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions Per Cycle",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricName": "tma_info_core_ipc",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Uops Per Instruction",
	+ "MetricExpr": "cpu_atom@TOPDOWN_RETIRING.ALL_P@ / cpu_atom@INST_RETIRED.ANY@",
	+ "MetricName": "tma_info_core_upi",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of ifetch miss bound stalls, where the ifetch miss hits in the L2",
	+ "MetricExpr": "100 * cpu_atom@MEM_BOUND_STALLS_IFETCH.L2_HIT@ / cpu_atom@MEM_BOUND_STALLS_IFETCH.ALL@",
	+ "MetricName": "tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l2hit",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of ifetch miss bound stalls, where the ifetch miss doesn't hit in the L2",
	+ "MetricExpr": "100 * (cpu_atom@MEM_BOUND_STALLS_IFETCH.LLC_HIT@ + cpu_atom@MEM_BOUND_STALLS_IFETCH.LLC_MISS@) / cpu_atom@MEM_BOUND_STALLS_IFETCH.ALL@",
	+ "MetricName": "tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l2miss",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of ifetch miss bound stalls, where the ifetch miss hits in the L3",
	+ "MetricExpr": "100 * cpu_atom@MEM_BOUND_STALLS_IFETCH.LLC_HIT@ / cpu_atom@MEM_BOUND_STALLS_IFETCH.ALL@",
	+ "MetricName": "tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l3hit",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of ifetch miss bound stalls, where the ifetch miss subsequently misses in the L3",
	+ "MetricExpr": "100 * cpu_atom@MEM_BOUND_STALLS_IFETCH.LLC_MISS@ / cpu_atom@MEM_BOUND_STALLS_IFETCH.ALL@",
	+ "MetricName": "tma_info_ifetch_miss_bound_%_ifetchmissbound_with_l3miss",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of memory bound stalls where retirement is stalled due to an L1 miss that hit the L2",
	+ "MetricExpr": "100 * cpu_atom@MEM_BOUND_STALLS_LOAD.L2_HIT@ / cpu_atom@MEM_BOUND_STALLS_LOAD.ALL@",
	+ "MetricGroup": "load_store_bound",
	+ "MetricName": "tma_info_load_miss_bound_%_loadmissbound_with_l2hit",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of memory bound stalls where retirement is stalled due to an L1 miss that subsequently misses in the L2",
	+ "MetricExpr": "100 * (cpu_atom@MEM_BOUND_STALLS_LOAD.LLC_HIT@ + cpu_atom@MEM_BOUND_STALLS_LOAD.LLC_MISS@) / cpu_atom@MEM_BOUND_STALLS_LOAD.ALL@",
	+ "MetricGroup": "load_store_bound",
	+ "MetricName": "tma_info_load_miss_bound_%_loadmissbound_with_l2miss",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of memory bound stalls where retirement is stalled due to an L1 miss that hit the L3",
	+ "MetricExpr": "100 * cpu_atom@MEM_BOUND_STALLS_LOAD.LLC_HIT@ / cpu_atom@MEM_BOUND_STALLS_LOAD.ALL@",
	+ "MetricGroup": "load_store_bound",
	+ "MetricName": "tma_info_load_miss_bound_%_loadmissbound_with_l3hit",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of memory bound stalls where retirement is stalled due to an L1 miss that subsequently misses the L3",
	+ "MetricExpr": "100 * cpu_atom@MEM_BOUND_STALLS_LOAD.LLC_MISS@ / cpu_atom@MEM_BOUND_STALLS_LOAD.ALL@",
	+ "MetricGroup": "load_store_bound",
	+ "MetricName": "tma_info_load_miss_bound_%_loadmissbound_with_l3miss",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the oldest load of the load buffer is stalled at retirement due to a pipeline block",
	+ "MetricExpr": "100 * cpu_atom@LD_HEAD.L1_BOUND_AT_RET@ / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricGroup": "load_store_bound",
	+ "MetricName": "tma_info_load_store_bound_l1_bound",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the oldest load of the load buffer is stalled at retirement",
	+ "MetricExpr": "100 * (cpu_atom@LD_HEAD.L1_BOUND_AT_RET@ + cpu_atom@MEM_BOUND_STALLS_LOAD.ALL@) / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricGroup": "load_store_bound",
	+ "MetricName": "tma_info_load_store_bound_load_bound",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles the core is stalled due to store buffer full",
	+ "MetricExpr": "100 * (cpu_atom@MEM_SCHEDULER_BLOCK.ST_BUF@ / cpu_atom@MEM_SCHEDULER_BLOCK.ALL@) * tma_mem_scheduler",
	+ "MetricGroup": "load_store_bound",
	+ "MetricName": "tma_info_load_store_bound_store_bound",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of machine clears relative to thousands of instructions retired, due to floating point assists",
	+ "MetricExpr": "1e3 * cpu_atom@MACHINE_CLEARS.FP_ASSIST@ / cpu_atom@INST_RETIRED.ANY@",
	+ "MetricName": "tma_info_machine_clear_bound_machine_clears_fp_assist_pki",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of machine clears relative to thousands of instructions retired, due to page faults",
	+ "MetricExpr": "1e3 * cpu_atom@MACHINE_CLEARS.PAGE_FAULT@ / cpu_atom@INST_RETIRED.ANY@",
	+ "MetricName": "tma_info_machine_clear_bound_machine_clears_page_fault_pki",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of machine clears relative to thousands of instructions retired, due to self-modifying code",
	+ "MetricExpr": "1e3 * cpu_atom@MACHINE_CLEARS.SMC@ / cpu_atom@INST_RETIRED.ANY@",
	+ "MetricName": "tma_info_machine_clear_bound_machine_clears_smc_pki",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of total non-speculative loads with an address aliasing block",
	+ "MetricExpr": "100 * cpu_atom@LD_BLOCKS.ADDRESS_ALIAS@ / cpu_atom@MEM_UOPS_RETIRED.ALL_LOADS@",
	+ "MetricName": "tma_info_mem_exec_blocks_%_loads_with_adressaliasing",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of total non-speculative loads with a store forward or unknown store address block",
	+ "MetricExpr": "100 * cpu_atom@LD_BLOCKS.DATA_UNKNOWN@ / cpu_atom@MEM_UOPS_RETIRED.ALL_LOADS@",
	+ "MetricName": "tma_info_mem_exec_blocks_%_loads_with_storefwdblk",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of Memory Execution Bound due to a first level data cache miss",
	+ "MetricExpr": "100 * cpu_atom@LD_HEAD.L1_MISS_AT_RET@ / cpu_atom@LD_HEAD.ANY_AT_RET@",
	+ "MetricName": "tma_info_mem_exec_bound_%_loadhead_with_l1miss",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of Memory Execution Bound due to other block cases, such as pipeline conflicts, fences, etc",
	+ "MetricExpr": "100 * cpu_atom@LD_HEAD.OTHER_AT_RET@ / cpu_atom@LD_HEAD.ANY_AT_RET@",
	+ "MetricName": "tma_info_mem_exec_bound_%_loadhead_with_otherpipelineblks",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of Memory Execution Bound due to a pagewalk",
	+ "MetricExpr": "100 * cpu_atom@LD_HEAD.PGWALK_AT_RET@ / cpu_atom@LD_HEAD.ANY_AT_RET@",
	+ "MetricName": "tma_info_mem_exec_bound_%_loadhead_with_pagewalk",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of Memory Execution Bound due to a second level TLB miss",
	+ "MetricExpr": "100 * cpu_atom@LD_HEAD.DTLB_MISS_AT_RET@ / cpu_atom@LD_HEAD.ANY_AT_RET@",
	+ "MetricName": "tma_info_mem_exec_bound_%_loadhead_with_stlbhit",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of Memory Execution Bound due to a store forward address match",
	+ "MetricExpr": "100 * cpu_atom@LD_HEAD.ST_ADDR_AT_RET@ / cpu_atom@LD_HEAD.ANY_AT_RET@",
	+ "MetricName": "tma_info_mem_exec_bound_%_loadhead_with_storefwding",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Load",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@MEM_UOPS_RETIRED.ALL_LOADS@",
	+ "MetricName": "tma_info_mem_mix_ipload",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Store",
	+ "MetricExpr": "cpu_atom@INST_RETIRED.ANY@ / cpu_atom@MEM_UOPS_RETIRED.ALL_STORES@",
	+ "MetricName": "tma_info_mem_mix_ipstore",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of total non-speculative loads that perform one or more locks",
	+ "MetricExpr": "100 * cpu_atom@MEM_UOPS_RETIRED.LOCK_LOADS@ / cpu_atom@MEM_UOPS_RETIRED.ALL_LOADS@",
	+ "MetricName": "tma_info_mem_mix_load_locks_ratio",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of total non-speculative loads that are splits",
	+ "MetricExpr": "100 * cpu_atom@MEM_UOPS_RETIRED.SPLIT_LOADS@ / cpu_atom@MEM_UOPS_RETIRED.ALL_LOADS@",
	+ "MetricName": "tma_info_mem_mix_load_splits_ratio",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Ratio of mem load uops to all uops",
	+ "MetricExpr": "1e3 * cpu_atom@MEM_UOPS_RETIRED.ALL_LOADS@ / cpu_atom@TOPDOWN_RETIRING.ALL_P@",
	+ "MetricName": "tma_info_mem_mix_memload_ratio",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of time that the core is stalled due to a TPAUSE or UMWAIT instruction",
	+ "MetricExpr": "100 * cpu_atom@SERIALIZATION.C01_MS_SCB@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricName": "tma_info_serialization_%_tpause_cycles",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Average CPU Utilization",
	+ "MetricExpr": "cpu_atom@CPU_CLK_UNHALTED.REF_TSC@ / msr@tsc\\,cpu=cpu_atom@",
	+ "MetricName": "tma_info_system_cpu_utilization",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Giga Floating Point Operations Per Second",
	+ "MetricExpr": "cpu_atom@FP_FLOPS_RETIRED.ALL@ / (duration_time * 1e9)",
	+ "MetricGroup": "Flops",
	+ "MetricName": "tma_info_system_gflops",
	+ "PublicDescription": "Giga Floating Point Operations Per Second. Aggregate across all supported options of: FP precisions, scalar and vector instructions, vector-width",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Fraction of cycles spent in Kernel mode",
	+ "MetricExpr": "cpu_atom@CPU_CLK_UNHALTED.CORE_P@k / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricGroup": "Summary",
	+ "MetricName": "tma_info_system_kernel_utilization",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "PerfMon Event Multiplexing accuracy indicator",
	+ "MetricExpr": "cpu_atom@CPU_CLK_UNHALTED.CORE_P@ / cpu_atom@CPU_CLK_UNHALTED.CORE@",
	+ "MetricName": "tma_info_system_mux",
	+ "MetricThreshold": "tma_info_system_mux > 1.1 \| tma_info_system_mux < 0.9",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Average Frequency Utilization relative nominal frequency",
	+ "MetricExpr": "cpu_atom@CPU_CLK_UNHALTED.CORE@ / cpu_atom@CPU_CLK_UNHALTED.REF_TSC@",
	+ "MetricGroup": "Power",
	+ "MetricName": "tma_info_system_turbo_utilization",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of all uops which are FPDiv uops",
	+ "MetricExpr": "100 * cpu_atom@UOPS_RETIRED.FPDIV@ / cpu_atom@TOPDOWN_RETIRING.ALL_P@",
	+ "MetricName": "tma_info_uop_mix_fpdiv_uop_ratio",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of all uops which are IDiv uops",
	+ "MetricExpr": "100 * cpu_atom@UOPS_RETIRED.IDIV@ / cpu_atom@TOPDOWN_RETIRING.ALL_P@",
	+ "MetricName": "tma_info_uop_mix_idiv_uop_ratio",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of all uops which are microcode ops",
	+ "MetricExpr": "100 * cpu_atom@UOPS_RETIRED.MS@ / cpu_atom@TOPDOWN_RETIRING.ALL_P@",
	+ "MetricName": "tma_info_uop_mix_microcode_uop_ratio",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Percentage of all uops which are x87 uops",
	+ "MetricExpr": "100 * cpu_atom@UOPS_RETIRED.X87@ / cpu_atom@TOPDOWN_RETIRING.ALL_P@",
	+ "MetricName": "tma_info_uop_mix_x87_uop_ratio",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to Instruction Table Lookaside Buffer (ITLB) misses.",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.ITLB_MISS@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_latency_group",
	+ "MetricName": "tma_itlb_misses",
	+ "MetricThreshold": "tma_itlb_misses > 0.05 & (tma_ifetch_latency > 0.15 & tma_frontend_bound > 0.2)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL2;tma_L2_group;tma_bad_speculation_group",
	+ "MetricName": "tma_machine_clears",
	+ "MetricThreshold": "tma_machine_clears > 0.05 & tma_bad_speculation > 0.15",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to memory reservation stalls in which a scheduler is not able to accept uops",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BE_BOUND.MEM_SCHEDULER@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_resource_bound_group",
	+ "MetricName": "tma_mem_scheduler",
	+ "MetricThreshold": "tma_mem_scheduler > 0.1 & (tma_resource_bound > 0.2 & tma_backend_bound > 0.1)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to IEC or FPC RAT stalls, which can be due to FIQ or IEC reservation stalls in which the integer, floating point or SIMD scheduler is not able to accept uops",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_resource_bound_group",
	+ "MetricName": "tma_non_mem_scheduler",
	+ "MetricThreshold": "tma_non_mem_scheduler > 0.1 & (tma_resource_bound > 0.2 & tma_backend_bound > 0.1)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to a machine clear that requires the use of microcode (slow nuke)",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BAD_SPECULATION.NUKE@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_machine_clears_group",
	+ "MetricName": "tma_nuke",
	+ "MetricThreshold": "tma_nuke > 0.05 & (tma_machine_clears > 0.05 & tma_bad_speculation > 0.15)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to other common frontend stalls not categorized.",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.OTHER@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_bandwidth_group",
	+ "MetricName": "tma_other_fb",
	+ "MetricThreshold": "tma_other_fb > 0.05 & (tma_ifetch_bandwidth > 0.1 & tma_frontend_bound > 0.2)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not delivered by the frontend due to wrong predecodes.",
	+ "MetricExpr": "cpu_atom@TOPDOWN_FE_BOUND.PREDECODE@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_ifetch_bandwidth_group",
	+ "MetricName": "tma_predecode",
	+ "MetricThreshold": "tma_predecode > 0.05 & (tma_ifetch_bandwidth > 0.1 & tma_frontend_bound > 0.2)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to the physical register file unable to accept an entry (marble stalls)",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BE_BOUND.REGISTER@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_resource_bound_group",
	+ "MetricName": "tma_register",
	+ "MetricThreshold": "tma_register > 0.1 & (tma_resource_bound > 0.2 & tma_backend_bound > 0.1)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to the reorder buffer being full (ROB stalls)",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BE_BOUND.REORDER_BUFFER@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_resource_bound_group",
	+ "MetricName": "tma_reorder_buffer",
	+ "MetricThreshold": "tma_reorder_buffer > 0.1 & (tma_resource_bound > 0.2 & tma_backend_bound > 0.1)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles the core is stalled due to a resource limitation",
	+ "MetricExpr": "tma_backend_bound - tma_core_bound",
	+ "MetricGroup": "TopdownL2;tma_L2_group;tma_backend_bound_group",
	+ "MetricName": "tma_resource_bound",
	+ "MetricThreshold": "tma_resource_bound > 0.2 & tma_backend_bound > 0.1",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that result in retirement slots",
	+ "DefaultMetricgroupName": "TopdownL1",
	+ "MetricExpr": "cpu_atom@TOPDOWN_RETIRING.ALL_P@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "Default;TopdownL1;tma_L1_group",
	+ "MetricName": "tma_retiring",
	+ "MetricThreshold": "tma_retiring > 0.75",
	+ "MetricgroupNoGroup": "TopdownL1;Default",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend due to scoreboards from the instruction queue (IQ), jump execution unit (JEU), or microcode sequencer (MS)",
	+ "MetricExpr": "cpu_atom@TOPDOWN_BE_BOUND.SERIALIZATION@ / (6 * cpu_atom@CPU_CLK_UNHALTED.CORE@)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_resource_bound_group",
	+ "MetricName": "tma_serialization",
	+ "MetricThreshold": "tma_serialization > 0.1 & (tma_resource_bound > 0.2 & tma_backend_bound > 0.1)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Uncore frequency per die [GHZ]",
	+ "MetricExpr": "tma_info_system_socket_clks / #num_dies / duration_time / 1e9",
	+ "MetricGroup": "SoC",
	+ "MetricName": "UNCORE_FREQ",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution ports for ALU operations.",
	+ "MetricExpr": "(cpu_core@UOPS_DISPATCHED.PORT_0@ + cpu_core@UOPS_DISPATCHED.PORT_1@ + cpu_core@UOPS_DISPATCHED.PORT_5_11@ + cpu_core@UOPS_DISPATCHED.PORT_6@) / (5 * tma_info_core_core_clks)",
	+ "MetricGroup": "TopdownL5;tma_L5_group;tma_ports_utilized_3m_group",
	+ "MetricName": "tma_alu_op_utilization",
	+ "MetricThreshold": "tma_alu_op_utilization > 0.4",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of slots the CPU retired uops delivered by the Microcode_Sequencer as a result of Assists",
	+ "MetricExpr": "78 * cpu_core@ASSISTS.ANY@ / tma_info_thread_slots",
	+ "MetricGroup": "BvIO;TopdownL4;tma_L4_group;tma_microcode_sequencer_group",
	+ "MetricName": "tma_assists",
	+ "MetricThreshold": "tma_assists > 0.1 & (tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1)",
	+ "PublicDescription": "This metric estimates fraction of slots the CPU retired uops delivered by the Microcode_Sequencer as a result of Assists. Assists are long sequences of uops that are required in certain corner-cases for operations that cannot be handled natively by the execution pipeline. For example; when working with very small floating point values (so-called Denormals); the FP units are not set up to perform these operations natively. Instead; a sequence of instructions to perform the computation on the Denormals is injected into the pipeline. Since these microcode sequences might be dozens of uops long; Assists can be extremely deleterious to performance and they can be avoided in many cases. Sample with: ASSISTS.ANY",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of slots the CPU retired uops as a result of handing SSE to AVX* or AVX* to SSE transition Assists.",
	+ "MetricExpr": "63 * cpu_core@ASSISTS.SSE_AVX_MIX@ / tma_info_thread_slots",
	+ "MetricGroup": "HPC;TopdownL5;tma_L5_group;tma_assists_group",
	+ "MetricName": "tma_avx_assists",
	+ "MetricThreshold": "tma_avx_assists > 0.1",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend",
	+ "DefaultMetricgroupName": "TopdownL1",
	+ "MetricExpr": "cpu_core@topdown\\-be\\-bound@ / (cpu_core@topdown\\-fe\\-bound@ + cpu_core@topdown\\-bad\\-spec@ + cpu_core@topdown\\-retiring@ + cpu_core@topdown\\-be\\-bound@)",
	+ "MetricGroup": "BvOB;Default;TmaL1;TopdownL1;tma_L1_group",
	+ "MetricName": "tma_backend_bound",
	+ "MetricThreshold": "tma_backend_bound > 0.2",
	+ "MetricgroupNoGroup": "TopdownL1;Default",
	+ "PublicDescription": "This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. Backend is the portion of the processor core where the out-of-order scheduler dispatches ready uops into their respective execution units; and once completed these uops get retired according to program order. For example; stalls due to data-cache misses or stalls due to the divider unit being overloaded are both categorized under Backend Bound. Backend Bound is further divided into two main categories: Memory Bound and Core Bound. Sample with: TOPDOWN.BACKEND_BOUND_SLOTS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This category represents fraction of slots wasted due to incorrect speculations",
	+ "DefaultMetricgroupName": "TopdownL1",
	+ "MetricExpr": "max(1 - (tma_frontend_bound + tma_backend_bound + tma_retiring), 0)",
	+ "MetricGroup": "Default;TmaL1;TopdownL1;tma_L1_group",
	+ "MetricName": "tma_bad_speculation",
	+ "MetricThreshold": "tma_bad_speculation > 0.15",
	+ "MetricgroupNoGroup": "TopdownL1;Default",
	+ "PublicDescription": "This category represents fraction of slots wasted due to incorrect speculations. This include slots used to issue uops that do not eventually get retired and slots for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work due to miss-predicted branches are categorized under Bad Speculation category. Incorrect data speculation followed by Memory Ordering Nukes is another example.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of instruction fetch related bottlenecks by large code footprint programs (i-side cache; TLB and BTB misses)",
	+ "MetricExpr": "100 * tma_fetch_latency * (tma_itlb_misses + tma_icache_misses + tma_unknown_branches) / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches)",
	+ "MetricGroup": "BigFootprint;BvBC;Fed;Frontend;IcMiss;MemoryTLB",
	+ "MetricName": "tma_bottleneck_big_code",
	+ "MetricThreshold": "tma_bottleneck_big_code > 20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of instructions used for program control-flow - a subset of the Retiring category in TMA",
	+ "MetricExpr": "100 * ((cpu_core@BR_INST_RETIRED.ALL_BRANCHES@ + 2 * cpu_core@BR_INST_RETIRED.NEAR_CALL@ + cpu_core@INST_RETIRED.NOP@) / tma_info_thread_slots)",
	+ "MetricGroup": "BvBO;Ret",
	+ "MetricName": "tma_bottleneck_branching_overhead",
	+ "MetricThreshold": "tma_bottleneck_branching_overhead > 5",
	+ "PublicDescription": "Total pipeline cost of instructions used for program control-flow - a subset of the Retiring category in TMA. Examples include function calls; loops and alignments. (A lower bound)",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost when the execution is compute-bound - an estimation",
	+ "MetricExpr": "100 * (tma_core_bound * tma_divider / (tma_divider + tma_ports_utilization + tma_serializing_operation) + tma_core_bound * (tma_ports_utilization / (tma_divider + tma_ports_utilization + tma_serializing_operation)) * (tma_ports_utilized_3m / (tma_ports_utilized_0 + tma_ports_utilized_1 + tma_ports_utilized_2 + tma_ports_utilized_3m)))",
	+ "MetricGroup": "BvCB;Cor;tma_issueComp",
	+ "MetricName": "tma_bottleneck_compute_bound_est",
	+ "MetricThreshold": "tma_bottleneck_compute_bound_est > 20",
	+ "PublicDescription": "Total pipeline cost when the execution is compute-bound - an estimation. Covers Core Bound when High ILP as well as when long-latency execution units are busy. Related metrics: ",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of external Memory- or Cache-Bandwidth related bottlenecks",
	+ "MetricExpr": "100 * (tma_memory_bound * (tma_dram_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_mem_bandwidth / (tma_mem_bandwidth + tma_mem_latency)) + tma_memory_bound * (tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_sq_full / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full)) + tma_memory_bound * (tma_l1_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_fb_full / (tma_dtlb_load + tma_fb_full + tma_l1_latency_dependency + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)))",
	+ "MetricGroup": "BvMB;Mem;MemoryBW;Offcore;tma_issueBW",
	+ "MetricName": "tma_bottleneck_data_cache_memory_bandwidth",
	+ "MetricThreshold": "tma_bottleneck_data_cache_memory_bandwidth > 20",
	+ "PublicDescription": "Total pipeline cost of external Memory- or Cache-Bandwidth related bottlenecks. Related metrics: tma_fb_full, tma_info_system_dram_bw_use, tma_mem_bandwidth, tma_sq_full",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of external Memory- or Cache-Latency related bottlenecks",
	+ "MetricExpr": "100 * (tma_memory_bound * (tma_dram_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_mem_latency / (tma_mem_bandwidth + tma_mem_latency)) + tma_memory_bound * (tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_l3_hit_latency / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full)) + tma_memory_bound * tma_l2_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) + tma_memory_bound * (tma_l1_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_l1_latency_dependency / (tma_dtlb_load + tma_fb_full + tma_l1_latency_dependency + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)) + tma_memory_bound * (tma_l1_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_lock_latency / (tma_dtlb_load + tma_fb_full + tma_l1_latency_dependency + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)) + tma_memory_bound * (tma_l1_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_split_loads / (tma_dtlb_load + tma_fb_full + tma_l1_latency_dependency + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)) + tma_memory_bound * (tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_split_stores / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores)) + tma_memory_bound * (tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_store_latency / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores)))",
	+ "MetricGroup": "BvML;Mem;MemoryLat;Offcore;tma_issueLat",
	+ "MetricName": "tma_bottleneck_data_cache_memory_latency",
	+ "MetricThreshold": "tma_bottleneck_data_cache_memory_latency > 20",
	+ "PublicDescription": "Total pipeline cost of external Memory- or Cache-Latency related bottlenecks. Related metrics: tma_l3_hit_latency, tma_mem_latency",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of instruction fetch bandwidth related bottlenecks (when the front-end could not sustain operations delivery to the back-end)",
	+ "MetricExpr": "100 * (tma_frontend_bound - (1 - 10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts) * tma_fetch_latency * tma_mispredicts_resteers / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches) - (1 - cpu_core@INST_RETIRED.REP_ITERATION@ / cpu_core@UOPS_RETIRED.MS\\,cmask\\=1@) * (tma_fetch_latency * (tma_ms_switches + tma_branch_resteers * (tma_clears_resteers + tma_mispredicts_resteers * tma_other_mispredicts / tma_branch_mispredicts) / (tma_clears_resteers + tma_mispredicts_resteers + tma_unknown_branches)) / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches) + tma_ms)) - tma_bottleneck_big_code",
	+ "MetricGroup": "BvFB;Fed;FetchBW;Frontend",
	+ "MetricName": "tma_bottleneck_instruction_fetch_bw",
	+ "MetricThreshold": "tma_bottleneck_instruction_fetch_bw > 20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of irregular execution (e.g",
	+ "MetricExpr": "100 * ((1 - cpu_core@INST_RETIRED.REP_ITERATION@ / cpu_core@UOPS_RETIRED.MS\\,cmask\\=1@) * (tma_fetch_latency * (tma_ms_switches + tma_branch_resteers * (tma_clears_resteers + tma_mispredicts_resteers * tma_other_mispredicts / tma_branch_mispredicts) / (tma_clears_resteers + tma_mispredicts_resteers + tma_unknown_branches)) / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches) + tma_ms) + 10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts * tma_branch_mispredicts + tma_machine_clears * tma_other_nukes / tma_other_nukes + tma_core_bound * (tma_serializing_operation + cpu_core@RS.EMPTY_RESOURCE@ / tma_info_thread_clks * tma_ports_utilized_0) / (tma_divider + tma_ports_utilization + tma_serializing_operation) + tma_microcode_sequencer / (tma_few_uops_instructions + tma_microcode_sequencer) * (tma_assists / tma_microcode_sequencer) * tma_heavy_operations)",
	+ "MetricGroup": "Bad;BvIO;Cor;Ret;tma_issueMS",
	+ "MetricName": "tma_bottleneck_irregular_overhead",
	+ "MetricThreshold": "tma_bottleneck_irregular_overhead > 10",
	+ "PublicDescription": "Total pipeline cost of irregular execution (e.g. FP-assists in HPC, Wait time with work imbalance multithreaded workloads, overhead in system services or virtualized environments). Related metrics: tma_microcode_sequencer, tma_ms_switches",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of Memory Address Translation related bottlenecks (data-side TLBs)",
	+ "MetricExpr": "100 * (tma_memory_bound * (tma_l1_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_dtlb_load / (tma_dtlb_load + tma_fb_full + tma_l1_latency_dependency + tma_lock_latency + tma_split_loads + tma_store_fwd_blk)) + tma_memory_bound * (tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound)) * (tma_dtlb_store / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores)))",
	+ "MetricGroup": "BvMT;Mem;MemoryTLB;Offcore;tma_issueTLB",
	+ "MetricName": "tma_bottleneck_memory_data_tlbs",
	+ "MetricThreshold": "tma_bottleneck_memory_data_tlbs > 20",
	+ "PublicDescription": "Total pipeline cost of Memory Address Translation related bottlenecks (data-side TLBs). Related metrics: tma_dtlb_load, tma_dtlb_store",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of Memory Synchronization related bottlenecks (data transfers and coherency updates across processors)",
	+ "MetricExpr": "100 * (tma_memory_bound * (tma_l3_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * (tma_contested_accesses + tma_data_sharing) / (tma_contested_accesses + tma_data_sharing + tma_l3_hit_latency + tma_sq_full) + tma_store_bound / (tma_dram_bound + tma_l1_bound + tma_l2_bound + tma_l3_bound + tma_store_bound) * tma_false_sharing / (tma_dtlb_store + tma_false_sharing + tma_split_stores + tma_store_latency + tma_streaming_stores - tma_store_latency)) + tma_machine_clears * (1 - tma_other_nukes / tma_other_nukes))",
	+ "MetricGroup": "BvMS;LockCont;Mem;Offcore;tma_issueSyncxn",
	+ "MetricName": "tma_bottleneck_memory_synchronization",
	+ "MetricThreshold": "tma_bottleneck_memory_synchronization > 10",
	+ "PublicDescription": "Total pipeline cost of Memory Synchronization related bottlenecks (data transfers and coherency updates across processors). Related metrics: tma_contested_accesses, tma_data_sharing, tma_false_sharing, tma_machine_clears, tma_remote_cache",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of Branch Misprediction related bottlenecks",
	+ "MetricExpr": "100 * (1 - 10 * tma_microcode_sequencer * tma_other_mispredicts / tma_branch_mispredicts) * (tma_branch_mispredicts + tma_fetch_latency * tma_mispredicts_resteers / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches))",
	+ "MetricGroup": "Bad;BadSpec;BrMispredicts;BvMP;tma_issueBM",
	+ "MetricName": "tma_bottleneck_mispredictions",
	+ "MetricThreshold": "tma_bottleneck_mispredictions > 20",
	+ "PublicDescription": "Total pipeline cost of Branch Misprediction related bottlenecks. Related metrics: tma_branch_mispredicts, tma_info_bad_spec_branch_misprediction_cost, tma_mispredicts_resteers",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of remaining bottlenecks in the back-end",
	+ "MetricExpr": "100 - (tma_bottleneck_big_code + tma_bottleneck_instruction_fetch_bw + tma_bottleneck_mispredictions + tma_bottleneck_data_cache_memory_bandwidth + tma_bottleneck_data_cache_memory_latency + tma_bottleneck_memory_data_tlbs + tma_bottleneck_memory_synchronization + tma_bottleneck_compute_bound_est + tma_bottleneck_irregular_overhead + tma_bottleneck_branching_overhead + tma_bottleneck_useful_work)",
	+ "MetricGroup": "BvOB;Cor;Offcore",
	+ "MetricName": "tma_bottleneck_other_bottlenecks",
	+ "MetricThreshold": "tma_bottleneck_other_bottlenecks > 20",
	+ "PublicDescription": "Total pipeline cost of remaining bottlenecks in the back-end. Examples include data-dependencies (Core Bound when Low ILP) and other unlisted memory-related stalls.",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of \"useful operations\" - the portion of Retiring category not covered by Branching_Overhead nor Irregular_Overhead.",
	+ "MetricExpr": "100 * (tma_retiring - (cpu_core@BR_INST_RETIRED.ALL_BRANCHES@ + 2 * cpu_core@BR_INST_RETIRED.NEAR_CALL@ + cpu_core@INST_RETIRED.NOP@) / tma_info_thread_slots - tma_microcode_sequencer / (tma_few_uops_instructions + tma_microcode_sequencer) * (tma_assists / tma_microcode_sequencer) * tma_heavy_operations)",
	+ "MetricGroup": "BvUW;Ret",
	+ "MetricName": "tma_bottleneck_useful_work",
	+ "MetricThreshold": "tma_bottleneck_useful_work > 20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Branch Misprediction",
	+ "MetricExpr": "cpu_core@topdown\\-br\\-mispredict@ / (cpu_core@topdown\\-fe\\-bound@ + cpu_core@topdown\\-bad\\-spec@ + cpu_core@topdown\\-retiring@ + cpu_core@topdown\\-be\\-bound@)",
	+ "MetricGroup": "BadSpec;BrMispredicts;BvMP;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueBM",
	+ "MetricName": "tma_branch_mispredicts",
	+ "MetricThreshold": "tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "PublicDescription": "This metric represents fraction of slots the CPU has wasted due to Branch Misprediction. These slots are either wasted by uops fetched from an incorrectly speculated program path; or stalls when the out-of-order part of the machine needs to recover its state from a speculative path. Sample with: TOPDOWN.BR_MISPREDICT_SLOTS. Related metrics: tma_bottleneck_mispredictions, tma_info_bad_spec_branch_misprediction_cost, tma_mispredicts_resteers",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers",
	+ "MetricExpr": "cpu_core@INT_MISC.CLEAR_RESTEER_CYCLES@ / tma_info_thread_clks + tma_unknown_branches",
	+ "MetricGroup": "FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group",
	+ "MetricName": "tma_branch_resteers",
	+ "MetricThreshold": "tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)",
	+ "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers. Branch Resteers estimates the Frontend delay in fetching operations from corrected path; following all sorts of miss-predicted branches. For example; branchy code with lots of miss-predictions might get categorized under Branch Resteers. Note the value of this node may overlap with its siblings. Sample with: BR_MISP_RETIRED.ALL_BRANCHES",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due staying in C0.1 power-performance optimized state (Faster wakeup time; Smaller power savings).",
	+ "MetricExpr": "cpu_core@CPU_CLK_UNHALTED.C01@ / tma_info_thread_clks",
	+ "MetricGroup": "C0Wait;TopdownL4;tma_L4_group;tma_serializing_operation_group",
	+ "MetricName": "tma_c01_wait",
	+ "MetricThreshold": "tma_c01_wait > 0.05 & (tma_serializing_operation > 0.1 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due staying in C0.2 power-performance optimized state (Slower wakeup time; Larger power savings).",
	+ "MetricExpr": "cpu_core@CPU_CLK_UNHALTED.C02@ / tma_info_thread_clks",
	+ "MetricGroup": "C0Wait;TopdownL4;tma_L4_group;tma_serializing_operation_group",
	+ "MetricName": "tma_c02_wait",
	+ "MetricThreshold": "tma_c02_wait > 0.05 & (tma_serializing_operation > 0.1 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles the CPU retired uops originated from CISC (complex instruction set computer) instruction",
	+ "MetricExpr": "max(0, tma_microcode_sequencer - tma_assists)",
	+ "MetricGroup": "TopdownL4;tma_L4_group;tma_microcode_sequencer_group",
	+ "MetricName": "tma_cisc",
	+ "MetricThreshold": "tma_cisc > 0.1 & (tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1)",
	+ "PublicDescription": "This metric estimates fraction of cycles the CPU retired uops originated from CISC (complex instruction set computer) instruction. A CISC instruction has multiple uops that are required to perform the instruction's functionality as in the case of read-modify-write as an example. Since these instructions require multiple uops they may or may not imply sub-optimal use of machine resources. Sample with: FRONTEND_RETIRED.MS_FLOWS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Machine Clears",
	+ "MetricExpr": "(1 - tma_branch_mispredicts / tma_bad_speculation) * cpu_core@INT_MISC.CLEAR_RESTEER_CYCLES@ / tma_info_thread_clks",
	+ "MetricGroup": "BadSpec;MachineClears;TopdownL4;tma_L4_group;tma_branch_resteers_group;tma_issueMC",
	+ "MetricName": "tma_clears_resteers",
	+ "MetricThreshold": "tma_clears_resteers > 0.05 & (tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))",
	+ "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Machine Clears. Sample with: INT_MISC.CLEAR_RESTEER_CYCLES. Related metrics: tma_l1_bound, tma_machine_clears, tma_microcode_sequencer, tma_ms_switches",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles the CPU was stalled due to instruction cache misses that hit in the L2 cache.",
	+ "MetricExpr": "max(0, cpu_core@FRONTEND_RETIRED.L1I_MISS@ * cpu_core@FRONTEND_RETIRED.L1I_MISS@R / tma_info_thread_clks - tma_code_l2_miss)",
	+ "MetricGroup": "FetchLat;IcMiss;Offcore;TopdownL4;tma_L4_group;tma_icache_misses_group",
	+ "MetricName": "tma_code_l2_hit",
	+ "MetricThreshold": "tma_code_l2_hit > 0.05 & (tma_icache_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles the CPU was stalled due to instruction cache misses that miss in the L2 cache.",
	+ "MetricExpr": "cpu_core@FRONTEND_RETIRED.L2_MISS@ * cpu_core@FRONTEND_RETIRED.L2_MISS@R / tma_info_thread_clks",
	+ "MetricGroup": "FetchLat;IcMiss;Offcore;TopdownL4;tma_L4_group;tma_icache_misses_group",
	+ "MetricName": "tma_code_l2_miss",
	+ "MetricThreshold": "tma_code_l2_miss > 0.05 & (tma_icache_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric roughly estimates the fraction of cycles where the (first level) ITLB was missed by instructions fetches, that later on hit in second-level TLB (STLB)",
	+ "MetricExpr": "max(0, cpu_core@FRONTEND_RETIRED.ITLB_MISS@ * cpu_core@FRONTEND_RETIRED.ITLB_MISS@R / tma_info_thread_clks - tma_code_stlb_miss)",
	+ "MetricGroup": "FetchLat;MemoryTLB;TopdownL4;tma_L4_group;tma_itlb_misses_group",
	+ "MetricName": "tma_code_stlb_hit",
	+ "MetricThreshold": "tma_code_stlb_hit > 0.05 & (tma_itlb_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles where the Second-level TLB (STLB) was missed by instruction fetches, performing a hardware page walk",
	+ "MetricExpr": "cpu_core@FRONTEND_RETIRED.STLB_MISS@ * cpu_core@FRONTEND_RETIRED.STLB_MISS@R / tma_info_thread_clks",
	+ "MetricGroup": "FetchLat;MemoryTLB;TopdownL4;tma_L4_group;tma_itlb_misses_group",
	+ "MetricName": "tma_code_stlb_miss",
	+ "MetricThreshold": "tma_code_stlb_miss > 0.05 & (tma_itlb_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles to walk the memory paging structures to cache translation of 2 or 4 MB pages for (instruction) code accesses.",
	+ "MetricExpr": "cpu_core@ITLB_MISSES.WALK_ACTIVE@ / tma_info_thread_clks * cpu_core@ITLB_MISSES.WALK_COMPLETED_2M_4M@ / (cpu_core@ITLB_MISSES.WALK_COMPLETED_4K@ + cpu_core@ITLB_MISSES.WALK_COMPLETED_2M_4M@)",
	+ "MetricGroup": "FetchLat;MemoryTLB;TopdownL5;tma_L5_group;tma_code_stlb_miss_group",
	+ "MetricName": "tma_code_stlb_miss_2m",
	+ "MetricThreshold": "tma_code_stlb_miss_2m > 0.05 & (tma_code_stlb_miss > 0.05 & (tma_itlb_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles to walk the memory paging structures to cache translation of 4 KB pages for (instruction) code accesses.",
	+ "MetricExpr": "cpu_core@ITLB_MISSES.WALK_ACTIVE@ / tma_info_thread_clks * cpu_core@ITLB_MISSES.WALK_COMPLETED_4K@ / (cpu_core@ITLB_MISSES.WALK_COMPLETED_4K@ + cpu_core@ITLB_MISSES.WALK_COMPLETED_2M_4M@)",
	+ "MetricGroup": "FetchLat;MemoryTLB;TopdownL5;tma_L5_group;tma_code_stlb_miss_group",
	+ "MetricName": "tma_code_stlb_miss_4k",
	+ "MetricThreshold": "tma_code_stlb_miss_4k > 0.05 & (tma_code_stlb_miss > 0.05 & (tma_itlb_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to retired misprediction by non-taken conditional branches.",
	+ "MetricExpr": "cpu_core@BR_MISP_RETIRED.COND_NTAKEN_COST@ * cpu_core@BR_MISP_RETIRED.COND_NTAKEN_COST@R / tma_info_thread_clks",
	+ "MetricGroup": "BrMispredicts;TopdownL3;tma_L3_group;tma_branch_mispredicts_group",
	+ "MetricName": "tma_cond_nt_mispredicts",
	+ "MetricThreshold": "tma_cond_nt_mispredicts > 0.05 & (tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to misprediction by taken conditional branches.",
	+ "MetricExpr": "cpu_core@BR_MISP_RETIRED.COND_TAKEN_COST@ * cpu_core@BR_MISP_RETIRED.COND_TAKEN_COST@R / tma_info_thread_clks",
	+ "MetricGroup": "BrMispredicts;TopdownL3;tma_L3_group;tma_branch_mispredicts_group",
	+ "MetricName": "tma_cond_tk_mispredicts",
	+ "MetricThreshold": "tma_cond_tk_mispredicts > 0.05 & (tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to contested accesses",
	+ "MetricExpr": "(cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS@ * min(cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS@R, 24 * tma_info_system_core_frequency) + cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD@ * min(cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD@R, 25 * tma_info_system_core_frequency) * (cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM@ / (cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM@ + cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD@))) * (1 + cpu_core@MEM_LOAD_RETIRED.FB_HIT@ / cpu_core@MEM_LOAD_RETIRED.L1_MISS@ / 2) / tma_info_thread_clks",
	+ "MetricGroup": "BvMS;DataSharing;LockCont;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_l3_bound_group",
	+ "MetricName": "tma_contested_accesses",
	+ "MetricThreshold": "tma_contested_accesses > 0.05 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to contested accesses. Contested accesses occur when data written by one Logical Processor are read by another Logical Processor on a different Physical Core. Examples of contested accesses include synchronizations such as locks; true data sharing such as modified locked variables; and false sharing. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD;MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS. Related metrics: tma_bottleneck_memory_synchronization, tma_data_sharing, tma_false_sharing, tma_machine_clears, tma_remote_cache",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots where Core non-memory issues were of a bottleneck",
	+ "MetricExpr": "max(0, tma_backend_bound - tma_memory_bound)",
	+ "MetricGroup": "Backend;Compute;TmaL2;TopdownL2;tma_L2_group;tma_backend_bound_group",
	+ "MetricName": "tma_core_bound",
	+ "MetricThreshold": "tma_core_bound > 0.1 & tma_backend_bound > 0.2",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "PublicDescription": "This metric represents fraction of slots where Core non-memory issues were of a bottleneck. Shortage in hardware compute resources; or dependencies in software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an out-of-order resource; certain execution units are overloaded or dependencies in program's data- or instruction-flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to data-sharing accesses",
	+ "MetricConstraint": "NO_GROUP_EVENTS",
	+ "MetricExpr": "(cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD@ * min(cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD@R, 24 * tma_info_system_core_frequency) + cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD@ * min(cpu_core@MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD@R, 24 * tma_info_system_core_frequency) * (1 - cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM@ / (cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM@ + cpu_core@OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD@))) * (1 + cpu_core@MEM_LOAD_RETIRED.FB_HIT@ / cpu_core@MEM_LOAD_RETIRED.L1_MISS@ / 2) / tma_info_thread_clks",
	+ "MetricGroup": "BvMS;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_l3_bound_group",
	+ "MetricName": "tma_data_sharing",
	+ "MetricThreshold": "tma_data_sharing > 0.05 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to data-sharing accesses. Data shared by multiple Logical Processors (even just read shared) may cause increased access latency due to cache coherency. Excessive data sharing can drastically harm multithreaded performance. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD. Related metrics: tma_bottleneck_memory_synchronization, tma_contested_accesses, tma_false_sharing, tma_machine_clears, tma_remote_cache",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles where decoder-0 was the only active decoder",
	+ "MetricExpr": "(cpu_core@INST_DECODED.DECODERS\\,cmask\\=1@ - cpu_core@INST_DECODED.DECODERS\\,cmask\\=2@) / tma_info_core_core_clks / 2",
	+ "MetricGroup": "DSBmiss;FetchBW;TopdownL4;tma_L4_group;tma_issueD0;tma_mite_group",
	+ "MetricName": "tma_decoder0_alone",
	+ "MetricThreshold": "tma_decoder0_alone > 0.1 & (tma_mite > 0.1 & tma_fetch_bandwidth > 0.2)",
	+ "PublicDescription": "This metric represents fraction of cycles where decoder-0 was the only active decoder. Related metrics: tma_few_uops_instructions",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles where the Divider unit was active",
	+ "MetricExpr": "cpu_core@ARITH.DIV_ACTIVE@ / tma_info_thread_clks",
	+ "MetricGroup": "BvCB;TopdownL3;tma_L3_group;tma_core_bound_group",
	+ "MetricName": "tma_divider",
	+ "MetricThreshold": "tma_divider > 0.2 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)",
	+ "PublicDescription": "This metric represents fraction of cycles where the Divider unit was active. Divide and square root instructions are performed by the Divider unit and can take considerably longer latency than integer or Floating Point addition; subtraction; or multiplication. Sample with: ARITH.DIV_ACTIVE",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads",
	+ "MetricExpr": "cpu_core@MEMORY_ACTIVITY.STALLS_L3_MISS@ / tma_info_thread_clks",
	+ "MetricGroup": "MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group",
	+ "MetricName": "tma_dram_bound",
	+ "MetricThreshold": "tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)",
	+ "PublicDescription": "This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads. Better caching can improve the latency and increase performance. Sample with: MEM_LOAD_RETIRED.L3_MISS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline",
	+ "MetricExpr": "(cpu_core@IDQ.DSB_CYCLES_ANY@ - cpu_core@IDQ.DSB_CYCLES_OK@) / tma_info_core_core_clks / 2",
	+ "MetricGroup": "DSB;FetchBW;TopdownL3;tma_L3_group;tma_fetch_bandwidth_group",
	+ "MetricName": "tma_dsb",
	+ "MetricThreshold": "tma_dsb > 0.15 & tma_fetch_bandwidth > 0.2",
	+ "PublicDescription": "This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline. For example; inefficient utilization of the DSB cache structure or bank conflict when reading from it; are categorized here.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines",
	+ "MetricExpr": "cpu_core@DSB2MITE_SWITCHES.PENALTY_CYCLES@ / tma_info_thread_clks",
	+ "MetricGroup": "DSBmiss;FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB",
	+ "MetricName": "tma_dsb_switches",
	+ "MetricThreshold": "tma_dsb_switches > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)",
	+ "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines. The DSB (decoded i-cache) is a Uop Cache where the front-end directly delivers Uops (micro operations) avoiding heavy x86 decoding. The DSB pipeline has shorter latency and delivered higher bandwidth than the MITE (legacy instruction decode pipeline). Switching between the two pipelines can cause penalties hence this metric measures the exposed penalty. Sample with: FRONTEND_RETIRED.DSB_MISS_PS. Related metrics: tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses",
	+ "MetricExpr": "cpu_core@MEM_INST_RETIRED.STLB_HIT_LOADS@ * min(cpu_core@MEM_INST_RETIRED.STLB_HIT_LOADS@R, 7) / tma_info_thread_clks + tma_load_stlb_miss",
	+ "MetricGroup": "BvMT;MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_l1_bound_group",
	+ "MetricName": "tma_dtlb_load",
	+ "MetricThreshold": "tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses. TLBs (Translation Look-aside Buffers) are processor caches for recently used entries out of the Page Tables that are used to map virtual- to physical-addresses by the operating system. This metric approximates the potential delay of demand loads missing the first-level data TLB (assuming worst case scenario with back to back misses to different pages). This includes hitting in the second-level TLB (STLB) as well as performing a hardware page walk on an STLB miss. Sample with: MEM_INST_RETIRED.STLB_MISS_LOADS_PS. Related metrics: tma_bottleneck_memory_data_tlbs, tma_dtlb_store",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric roughly estimates the fraction of cycles spent handling first-level data TLB store misses",
	+ "MetricExpr": "cpu_core@MEM_INST_RETIRED.STLB_HIT_STORES@ * min(cpu_core@MEM_INST_RETIRED.STLB_HIT_STORES@R, 7) / tma_info_thread_clks + tma_store_stlb_miss",
	+ "MetricGroup": "BvMT;MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_store_bound_group",
	+ "MetricName": "tma_dtlb_store",
	+ "MetricThreshold": "tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric roughly estimates the fraction of cycles spent handling first-level data TLB store misses. As with ordinary data caching; focus on improving data locality and reducing working-set size to reduce DTLB overhead. Additionally; consider using profile-guided optimization (PGO) to collocate frequently-used data on the same page. Try using larger page sizes for large amounts of frequently-used data. Sample with: MEM_INST_RETIRED.STLB_MISS_STORES_PS. Related metrics: tma_bottleneck_memory_data_tlbs, tma_dtlb_load",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric roughly estimates how often CPU was handling synchronizations due to False Sharing",
	+ "MetricExpr": "28 * tma_info_system_core_frequency * cpu_core@OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM@ / tma_info_thread_clks",
	+ "MetricGroup": "BvMS;DataSharing;LockCont;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_store_bound_group",
	+ "MetricName": "tma_false_sharing",
	+ "MetricThreshold": "tma_false_sharing > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric roughly estimates how often CPU was handling synchronizations due to False Sharing. False Sharing is a multithreading hiccup; where multiple Logical Processors contend on different data-elements mapped into the same cache line. Sample with: OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM. Related metrics: tma_bottleneck_memory_synchronization, tma_contested_accesses, tma_data_sharing, tma_machine_clears, tma_remote_cache",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric does a rough estimation of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed",
	+ "MetricExpr": "cpu_core@L1D_PEND_MISS.FB_FULL@ / tma_info_thread_clks",
	+ "MetricGroup": "BvMB;MemoryBW;TopdownL4;tma_L4_group;tma_issueBW;tma_issueSL;tma_issueSmSt;tma_l1_bound_group",
	+ "MetricName": "tma_fb_full",
	+ "MetricThreshold": "tma_fb_full > 0.3",
	+ "PublicDescription": "This metric does a rough estimation of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed. The higher the metric value; the deeper the memory hierarchy level the misses are satisfied from (metric values >1 are valid). Often it hints on approaching bandwidth limits (to L2 cache; L3 cache or external memory). Related metrics: tma_bottleneck_data_cache_memory_bandwidth, tma_info_system_dram_bw_use, tma_mem_bandwidth, tma_sq_full, tma_store_latency, tma_streaming_stores",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues",
	+ "MetricExpr": "max(0, tma_frontend_bound - tma_fetch_latency)",
	+ "MetricGroup": "FetchBW;Frontend;TmaL2;TopdownL2;tma_L2_group;tma_frontend_bound_group;tma_issueFB",
	+ "MetricName": "tma_fetch_bandwidth",
	+ "MetricThreshold": "tma_fetch_bandwidth > 0.2",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "PublicDescription": "This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues. For example; inefficiencies at the instruction decoders; or restrictions for caching in the DSB (decoded uops cache) are categorized under Fetch Bandwidth. In such cases; the Frontend typically delivers suboptimal amount of uops to the Backend. Sample with: FRONTEND_RETIRED.LATENCY_GE_2_BUBBLES_GE_1;FRONTEND_RETIRED.LATENCY_GE_1;FRONTEND_RETIRED.LATENCY_GE_2. Related metrics: tma_dsb_switches, tma_info_botlnk_l2_dsb_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots the CPU was stalled due to Frontend latency issues",
	+ "MetricExpr": "cpu_core@topdown\\-fetch\\-lat@ / (cpu_core@topdown\\-fe\\-bound@ + cpu_core@topdown\\-bad\\-spec@ + cpu_core@topdown\\-retiring@ + cpu_core@topdown\\-be\\-bound@) - cpu_core@INT_MISC.UOP_DROPPING@ / tma_info_thread_slots",
	+ "MetricGroup": "Frontend;TmaL2;TopdownL2;tma_L2_group;tma_frontend_bound_group",
	+ "MetricName": "tma_fetch_latency",
	+ "MetricThreshold": "tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "PublicDescription": "This metric represents fraction of slots the CPU was stalled due to Frontend latency issues. For example; instruction-cache misses; iTLB misses or fetch stalls after a branch misprediction are categorized under Frontend Latency. In such cases; the Frontend eventually delivers no uops for some period. Sample with: FRONTEND_RETIRED.LATENCY_GE_16_PS;FRONTEND_RETIRED.LATENCY_GE_8_PS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots where the CPU was retiring instructions that that are decoder into two or more uops",
	+ "MetricExpr": "max(0, tma_heavy_operations - tma_microcode_sequencer)",
	+ "MetricGroup": "TopdownL3;tma_L3_group;tma_heavy_operations_group;tma_issueD0",
	+ "MetricName": "tma_few_uops_instructions",
	+ "MetricThreshold": "tma_few_uops_instructions > 0.05 & tma_heavy_operations > 0.1",
	+ "PublicDescription": "This metric represents fraction of slots where the CPU was retiring instructions that that are decoder into two or more uops. This highly-correlates with the number of uops in such instructions. Related metrics: tma_decoder0_alone",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents overall arithmetic floating-point (FP) operations fraction the CPU has executed (retired)",
	+ "MetricExpr": "tma_x87_use + tma_fp_scalar + tma_fp_vector",
	+ "MetricGroup": "HPC;TopdownL3;tma_L3_group;tma_light_operations_group",
	+ "MetricName": "tma_fp_arith",
	+ "MetricThreshold": "tma_fp_arith > 0.2 & tma_light_operations > 0.6",
	+ "PublicDescription": "This metric represents overall arithmetic floating-point (FP) operations fraction the CPU has executed (retired). Note this metric's value may exceed its parent due to use of \"Uops\" CountDomain and FMA double-counting.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric roughly estimates fraction of slots the CPU retired uops as a result of handing Floating Point (FP) Assists",
	+ "MetricExpr": "30 * cpu_core@ASSISTS.FP@ / tma_info_thread_slots",
	+ "MetricGroup": "HPC;TopdownL5;tma_L5_group;tma_assists_group",
	+ "MetricName": "tma_fp_assists",
	+ "MetricThreshold": "tma_fp_assists > 0.1",
	+ "PublicDescription": "This metric roughly estimates fraction of slots the CPU retired uops as a result of handing Floating Point (FP) Assists. FP Assist may apply when working with very small floating point values (so-called Denormals).",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles where the Floating-Point Divider unit was active.",
	+ "MetricExpr": "cpu_core@ARITH.FPDIV_ACTIVE@ / tma_info_thread_clks",
	+ "MetricGroup": "TopdownL4;tma_L4_group;tma_divider_group",
	+ "MetricName": "tma_fp_divider",
	+ "MetricThreshold": "tma_fp_divider > 0.2 & (tma_divider > 0.2 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric approximates arithmetic floating-point (FP) scalar uops fraction the CPU has retired",
	+ "MetricExpr": "cpu_core@FP_ARITH_INST_RETIRED.SCALAR@ / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "Compute;Flops;TopdownL4;tma_L4_group;tma_fp_arith_group;tma_issue2P",
	+ "MetricName": "tma_fp_scalar",
	+ "MetricThreshold": "tma_fp_scalar > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)",
	+ "PublicDescription": "This metric approximates arithmetic floating-point (FP) scalar uops fraction the CPU has retired. May overcount due to FMA double counting. Related metrics: tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric approximates arithmetic floating-point (FP) vector uops fraction the CPU has retired aggregated across all vector widths",
	+ "MetricExpr": "cpu_core@FP_ARITH_INST_RETIRED.VECTOR@ / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "Compute;Flops;TopdownL4;tma_L4_group;tma_fp_arith_group;tma_issue2P",
	+ "MetricName": "tma_fp_vector",
	+ "MetricThreshold": "tma_fp_vector > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)",
	+ "PublicDescription": "This metric approximates arithmetic floating-point (FP) vector uops fraction the CPU has retired aggregated across all vector widths. May overcount due to FMA double counting. Related metrics: tma_fp_scalar, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric approximates arithmetic FP vector uops fraction the CPU has retired for 128-bit wide vectors",
	+ "MetricExpr": "(cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE@ + cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE@) / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "Compute;Flops;TopdownL5;tma_L5_group;tma_fp_vector_group;tma_issue2P",
	+ "MetricName": "tma_fp_vector_128b",
	+ "MetricThreshold": "tma_fp_vector_128b > 0.1 & (tma_fp_vector > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6))",
	+ "PublicDescription": "This metric approximates arithmetic FP vector uops fraction the CPU has retired for 128-bit wide vectors. May overcount due to FMA double counting prior to LNL. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric approximates arithmetic FP vector uops fraction the CPU has retired for 256-bit wide vectors",
	+ "MetricExpr": "(cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE@ + cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE@) / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "Compute;Flops;TopdownL5;tma_L5_group;tma_fp_vector_group;tma_issue2P",
	+ "MetricName": "tma_fp_vector_256b",
	+ "MetricThreshold": "tma_fp_vector_256b > 0.1 & (tma_fp_vector > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6))",
	+ "PublicDescription": "This metric approximates arithmetic FP vector uops fraction the CPU has retired for 256-bit wide vectors. May overcount due to FMA double counting prior to LNL. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This category represents fraction of slots where the processor's Frontend undersupplies its Backend",
	+ "DefaultMetricgroupName": "TopdownL1",
	+ "MetricExpr": "cpu_core@topdown\\-fe\\-bound@ / (cpu_core@topdown\\-fe\\-bound@ + cpu_core@topdown\\-bad\\-spec@ + cpu_core@topdown\\-retiring@ + cpu_core@topdown\\-be\\-bound@) - cpu_core@INT_MISC.UOP_DROPPING@ / tma_info_thread_slots",
	+ "MetricGroup": "BvFB;BvIO;Default;PGO;TmaL1;TopdownL1;tma_L1_group",
	+ "MetricName": "tma_frontend_bound",
	+ "MetricThreshold": "tma_frontend_bound > 0.15",
	+ "MetricgroupNoGroup": "TopdownL1;Default",
	+ "PublicDescription": "This category represents fraction of slots where the processor's Frontend undersupplies its Backend. Frontend denotes the first part of the processor core responsible to fetch operations that are executed later on by the Backend part. Within the Frontend; a branch predictor predicts the next address to fetch; cache-lines are fetched from the memory subsystem; parsed into instructions; and lastly decoded into micro-operations (uops). Ideally the Frontend can issue Pipeline_Width uops every cycle to the Backend. Frontend Bound denotes unutilized issue-slots when there is no Backend stall; i.e. bubbles where Frontend delivered no uops while Backend could have accepted them. For example; stalls due to instruction-cache misses would be categorized under Frontend Bound. Sample with: FRONTEND_RETIRED.LATENCY_GE_4_PS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots where the CPU was retiring fused instructions -- where one uop can represent multiple contiguous instructions",
	+ "MetricExpr": "tma_light_operations * cpu_core@INST_RETIRED.MACRO_FUSED@ / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "Branches;BvBO;Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group",
	+ "MetricName": "tma_fused_instructions",
	+ "MetricThreshold": "tma_fused_instructions > 0.1 & tma_light_operations > 0.6",
	+ "PublicDescription": "This metric represents fraction of slots where the CPU was retiring fused instructions -- where one uop can represent multiple contiguous instructions. CMP+JCC or DEC+JCC are common examples of legacy fusions. {([MTL] Note new MOV+OP and Load+OP fusions appear under Other_Light_Ops in MTL!)}",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots where the CPU was retiring heavy-weight operations -- instructions that require two or more uops or micro-coded sequences",
	+ "MetricExpr": "cpu_core@topdown\\-heavy\\-ops@ / (cpu_core@topdown\\-fe\\-bound@ + cpu_core@topdown\\-bad\\-spec@ + cpu_core@topdown\\-retiring@ + cpu_core@topdown\\-be\\-bound@)",
	+ "MetricGroup": "Retire;TmaL2;TopdownL2;tma_L2_group;tma_retiring_group",
	+ "MetricName": "tma_heavy_operations",
	+ "MetricThreshold": "tma_heavy_operations > 0.1",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "PublicDescription": "This metric represents fraction of slots where the CPU was retiring heavy-weight operations -- instructions that require two or more uops or micro-coded sequences. This highly-correlates with the uop length of these instructions/sequences.([ICL+] Note this may overcount due to approximation using indirect events; [ADL+]). Sample with: UOPS_RETIRED.HEAVY",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to instruction cache misses",
	+ "MetricExpr": "cpu_core@ICACHE_DATA.STALLS@ / tma_info_thread_clks",
	+ "MetricGroup": "BigFootprint;BvBC;FetchLat;IcMiss;TopdownL3;tma_L3_group;tma_fetch_latency_group",
	+ "MetricName": "tma_icache_misses",
	+ "MetricThreshold": "tma_icache_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)",
	+ "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to instruction cache misses. Sample with: FRONTEND_RETIRED.L2_MISS_PS;FRONTEND_RETIRED.L1I_MISS_PS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to retired misprediction by indirect CALL instructions.",
	+ "MetricExpr": "cpu_core@BR_MISP_RETIRED.INDIRECT_CALL_COST@ * cpu_core@BR_MISP_RETIRED.INDIRECT_CALL_COST@R / tma_info_thread_clks",
	+ "MetricGroup": "BrMispredicts;TopdownL3;tma_L3_group;tma_branch_mispredicts_group",
	+ "MetricName": "tma_ind_call_mispredicts",
	+ "MetricThreshold": "tma_ind_call_mispredicts > 0.05 & (tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to retired misprediction by indirect JMP instructions.",
	+ "MetricExpr": "max((cpu_core@BR_MISP_RETIRED.INDIRECT_COST@ * cpu_core@BR_MISP_RETIRED.INDIRECT_COST@R - cpu_core@BR_MISP_RETIRED.INDIRECT_CALL_COST@ * cpu_core@BR_MISP_RETIRED.INDIRECT_CALL_COST@R) / tma_info_thread_clks, 0)",
	+ "MetricGroup": "BrMispredicts;TopdownL3;tma_L3_group;tma_branch_mispredicts_group",
	+ "MetricName": "tma_ind_jump_mispredicts",
	+ "MetricThreshold": "tma_ind_jump_mispredicts > 0.05 & (tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Branch Misprediction Cost: Cycles representing fraction of TMA slots wasted per non-speculative branch misprediction (retired JEClear)",
	+ "MetricExpr": "tma_bottleneck_mispredictions * tma_info_thread_slots / 6 / cpu_core@BR_MISP_RETIRED.ALL_BRANCHES@ / 100",
	+ "MetricGroup": "Bad;BrMispredicts;tma_issueBM",
	+ "MetricName": "tma_info_bad_spec_branch_misprediction_cost",
	+ "PublicDescription": "Branch Misprediction Cost: Cycles representing fraction of TMA slots wasted per non-speculative branch misprediction (retired JEClear). Related metrics: tma_bottleneck_mispredictions, tma_branch_mispredicts, tma_mispredicts_resteers",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per retired Mispredicts for conditional non-taken branches (lower number means higher occurrence rate).",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@BR_MISP_RETIRED.COND_NTAKEN@",
	+ "MetricGroup": "Bad;BrMispredicts",
	+ "MetricName": "tma_info_bad_spec_ipmisp_cond_ntaken",
	+ "MetricThreshold": "tma_info_bad_spec_ipmisp_cond_ntaken < 200",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per retired Mispredicts for conditional taken branches (lower number means higher occurrence rate).",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@BR_MISP_RETIRED.COND_TAKEN@",
	+ "MetricGroup": "Bad;BrMispredicts",
	+ "MetricName": "tma_info_bad_spec_ipmisp_cond_taken",
	+ "MetricThreshold": "tma_info_bad_spec_ipmisp_cond_taken < 200",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per retired Mispredicts for indirect CALL or JMP branches (lower number means higher occurrence rate).",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@BR_MISP_RETIRED.INDIRECT@",
	+ "MetricGroup": "Bad;BrMispredicts",
	+ "MetricName": "tma_info_bad_spec_ipmisp_indirect",
	+ "MetricThreshold": "tma_info_bad_spec_ipmisp_indirect < 1e3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per retired Mispredicts for return branches (lower number means higher occurrence rate).",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@BR_MISP_RETIRED.RET@",
	+ "MetricGroup": "Bad;BrMispredicts",
	+ "MetricName": "tma_info_bad_spec_ipmisp_ret",
	+ "MetricThreshold": "tma_info_bad_spec_ipmisp_ret < 500",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of Instructions per non-speculative Branch Misprediction (JEClear) (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@BR_MISP_RETIRED.ALL_BRANCHES@",
	+ "MetricGroup": "Bad;BadSpec;BrMispredicts",
	+ "MetricName": "tma_info_bad_spec_ipmispredict",
	+ "MetricThreshold": "tma_info_bad_spec_ipmispredict < 200",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Speculative to Retired ratio of all clears (covering Mispredicts and nukes)",
	+ "MetricExpr": "cpu_core@INT_MISC.CLEARS_COUNT@ / (cpu_core@BR_MISP_RETIRED.ALL_BRANCHES@ + cpu_core@MACHINE_CLEARS.COUNT@)",
	+ "MetricGroup": "BrMispredicts",
	+ "MetricName": "tma_info_bad_spec_spec_clears_ratio",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Probability of Core Bound bottleneck hidden by SMT-profiling artifacts",
	+ "MetricExpr": "(100 * (1 - tma_core_bound / tma_ports_utilization if tma_core_bound < tma_ports_utilization else 1) if tma_info_system_smt_2t_utilization > 0.5 else 0)",
	+ "MetricGroup": "Cor;SMT",
	+ "MetricName": "tma_info_botlnk_l0_core_bound_likely",
	+ "MetricThreshold": "tma_info_botlnk_l0_core_bound_likely > 0.5",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of DSB (uop cache) hits - subset of the Instruction_Fetch_BW Bottleneck",
	+ "MetricExpr": "100 * (tma_frontend_bound * (tma_fetch_bandwidth / (tma_fetch_bandwidth + tma_fetch_latency)) * (tma_dsb / (tma_dsb + tma_lsd + tma_mite + tma_ms)))",
	+ "MetricGroup": "DSB;Fed;FetchBW;tma_issueFB",
	+ "MetricName": "tma_info_botlnk_l2_dsb_bandwidth",
	+ "MetricThreshold": "tma_info_botlnk_l2_dsb_bandwidth > 10",
	+ "PublicDescription": "Total pipeline cost of DSB (uop cache) hits - subset of the Instruction_Fetch_BW Bottleneck. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of DSB (uop cache) misses - subset of the Instruction_Fetch_BW Bottleneck",
	+ "MetricExpr": "100 * (tma_fetch_latency * tma_dsb_switches / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches) + tma_fetch_bandwidth * tma_mite / (tma_dsb + tma_lsd + tma_mite + tma_ms))",
	+ "MetricGroup": "DSBmiss;Fed;tma_issueFB",
	+ "MetricName": "tma_info_botlnk_l2_dsb_misses",
	+ "MetricThreshold": "tma_info_botlnk_l2_dsb_misses > 10",
	+ "PublicDescription": "Total pipeline cost of DSB (uop cache) misses - subset of the Instruction_Fetch_BW Bottleneck. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_bandwidth, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total pipeline cost of Instruction Cache misses - subset of the Big_Code Bottleneck",
	+ "MetricExpr": "100 * (tma_fetch_latency * tma_icache_misses / (tma_branch_resteers + tma_dsb_switches + tma_icache_misses + tma_itlb_misses + tma_lcp + tma_ms_switches))",
	+ "MetricGroup": "Fed;FetchLat;IcMiss;tma_issueFL",
	+ "MetricName": "tma_info_botlnk_l2_ic_misses",
	+ "MetricThreshold": "tma_info_botlnk_l2_ic_misses > 5",
	+ "PublicDescription": "Total pipeline cost of Instruction Cache misses - subset of the Big_Code Bottleneck. Related metrics: ",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of branches that are CALL or RET",
	+ "MetricExpr": "(cpu_core@BR_INST_RETIRED.NEAR_CALL@ + cpu_core@BR_INST_RETIRED.NEAR_RETURN@) / cpu_core@BR_INST_RETIRED.ALL_BRANCHES@",
	+ "MetricGroup": "Bad;Branches",
	+ "MetricName": "tma_info_branches_callret",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of branches that are non-taken conditionals",
	+ "MetricExpr": "cpu_core@BR_INST_RETIRED.COND_NTAKEN@ / cpu_core@BR_INST_RETIRED.ALL_BRANCHES@",
	+ "MetricGroup": "Bad;Branches;CodeGen;PGO",
	+ "MetricName": "tma_info_branches_cond_nt",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of branches that are taken conditionals",
	+ "MetricExpr": "cpu_core@BR_INST_RETIRED.COND_TAKEN@ / cpu_core@BR_INST_RETIRED.ALL_BRANCHES@",
	+ "MetricGroup": "Bad;Branches;CodeGen;PGO",
	+ "MetricName": "tma_info_branches_cond_tk",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of branches that are unconditional (direct or indirect) jumps",
	+ "MetricExpr": "(cpu_core@BR_INST_RETIRED.NEAR_TAKEN@ - cpu_core@BR_INST_RETIRED.COND_TAKEN@ - 2 * cpu_core@BR_INST_RETIRED.NEAR_CALL@) / cpu_core@BR_INST_RETIRED.ALL_BRANCHES@",
	+ "MetricGroup": "Bad;Branches",
	+ "MetricName": "tma_info_branches_jump",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of branches of other types (not individually covered by other metrics in Info.Branches group)",
	+ "MetricExpr": "1 - (tma_info_branches_cond_nt + tma_info_branches_cond_tk + tma_info_branches_callret + tma_info_branches_jump)",
	+ "MetricGroup": "Bad;Branches",
	+ "MetricName": "tma_info_branches_other_branches",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Core actual clocks when any Logical Processor is active on the Physical Core",
	+ "MetricExpr": "(cpu_core@CPU_CLK_UNHALTED.DISTRIBUTED@ if #SMT_on else tma_info_thread_clks)",
	+ "MetricGroup": "SMT",
	+ "MetricName": "tma_info_core_core_clks",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions Per Cycle across hyper-threads (per physical core)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / tma_info_core_core_clks",
	+ "MetricGroup": "Ret;SMT;TmaL1;tma_L1_group",
	+ "MetricName": "tma_info_core_coreipc",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "uops Executed per Cycle",
	+ "MetricExpr": "cpu_core@UOPS_EXECUTED.THREAD@ / tma_info_thread_clks",
	+ "MetricGroup": "Power",
	+ "MetricName": "tma_info_core_epc",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Floating Point Operations Per Cycle",
	+ "MetricExpr": "(cpu_core@FP_ARITH_INST_RETIRED.SCALAR@ + 2 * cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE@ + 4 * cpu_core@FP_ARITH_INST_RETIRED.4_FLOPS@ + 8 * cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE@) / tma_info_core_core_clks",
	+ "MetricGroup": "Flops;Ret",
	+ "MetricName": "tma_info_core_flopc",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Actual per-core usage of the Floating Point non-X87 execution units (regardless of precision or vector-width)",
	+ "MetricExpr": "(cpu_core@FP_ARITH_DISPATCHED.PORT_0@ + cpu_core@FP_ARITH_DISPATCHED.PORT_1@ + cpu_core@FP_ARITH_DISPATCHED.PORT_5@) / (2 * tma_info_core_core_clks)",
	+ "MetricGroup": "Cor;Flops;HPC",
	+ "MetricName": "tma_info_core_fp_arith_utilization",
	+ "PublicDescription": "Actual per-core usage of the Floating Point non-X87 execution units (regardless of precision or vector-width). Values > 1 are possible due to ([BDW+] Fused-Multiply Add (FMA) counting - common; [ADL+] use all of ADD/MUL/FMA in Scalar or 128/256-bit vectors - less common).",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instruction-Level-Parallelism (average number of uops executed when there is execution) per thread (logical-processor)",
	+ "MetricExpr": "cpu_core@UOPS_EXECUTED.THREAD@ / cpu_core@UOPS_EXECUTED.THREAD\\,cmask\\=1@",
	+ "MetricGroup": "Backend;Cor;Pipeline;PortsUtil",
	+ "MetricName": "tma_info_core_ilp",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache)",
	+ "MetricExpr": "cpu_core@IDQ.DSB_UOPS@ / cpu_core@UOPS_ISSUED.ANY@",
	+ "MetricGroup": "DSB;Fed;FetchBW;tma_issueFB",
	+ "MetricName": "tma_info_frontend_dsb_coverage",
	+ "MetricThreshold": "tma_info_frontend_dsb_coverage < 0.7 & tma_info_thread_ipc / 6 > 0.35",
	+ "PublicDescription": "Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache). Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_inst_mix_iptb, tma_lcp",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average number of cycles of a switch from the DSB fetch-unit to MITE fetch unit - see DSB_Switches tree node for details.",
	+ "MetricExpr": "cpu_core@DSB2MITE_SWITCHES.PENALTY_CYCLES@ / cpu_core@DSB2MITE_SWITCHES.PENALTY_CYCLES\\,cmask\\=1\\,edge@",
	+ "MetricGroup": "DSBmiss",
	+ "MetricName": "tma_info_frontend_dsb_switch_cost",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU retirement was stalled likely due to retired DSB misses",
	+ "MetricExpr": "cpu_core@FRONTEND_RETIRED.ANY_DSB_MISS@ * cpu_core@FRONTEND_RETIRED.ANY_DSB_MISS@R / tma_info_thread_clks",
	+ "MetricGroup": "DSBmiss;Fed;FetchLat",
	+ "MetricName": "tma_info_frontend_dsb_switches_ret",
	+ "MetricThreshold": "tma_info_frontend_dsb_switches_ret > 0.05",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average number of Uops issued by front-end when it issued something",
	+ "MetricExpr": "cpu_core@UOPS_ISSUED.ANY@ / cpu_core@UOPS_ISSUED.ANY\\,cmask\\=1@",
	+ "MetricGroup": "Fed;FetchBW",
	+ "MetricName": "tma_info_frontend_fetch_upc",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average Latency for L1 instruction cache misses",
	+ "MetricExpr": "cpu_core@ICACHE_DATA.STALLS@ / cpu_core@ICACHE_DATA.STALL_PERIODS@",
	+ "MetricGroup": "Fed;FetchLat;IcMiss",
	+ "MetricName": "tma_info_frontend_icache_miss_latency",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per non-speculative DSB miss (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@FRONTEND_RETIRED.ANY_DSB_MISS@",
	+ "MetricGroup": "DSBmiss;Fed",
	+ "MetricName": "tma_info_frontend_ipdsb_miss_ret",
	+ "MetricThreshold": "tma_info_frontend_ipdsb_miss_ret < 50",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per speculative Unknown Branch Misprediction (BAClear) (lower number means higher occurrence rate)",
	+ "MetricExpr": "tma_info_inst_mix_instructions / cpu_core@BACLEARS.ANY@",
	+ "MetricGroup": "Fed",
	+ "MetricName": "tma_info_frontend_ipunknown_branch",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 cache true code cacheline misses per kilo instruction",
	+ "MetricExpr": "1e3 * cpu_core@FRONTEND_RETIRED.L2_MISS@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "IcMiss",
	+ "MetricName": "tma_info_frontend_l2mpki_code",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 cache speculative code cacheline misses per kilo instruction",
	+ "MetricExpr": "1e3 * cpu_core@L2_RQSTS.CODE_RD_MISS@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "IcMiss",
	+ "MetricName": "tma_info_frontend_l2mpki_code_all",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of Uops delivered by the LSD (Loop Stream Detector; aka Loop Cache)",
	+ "MetricExpr": "cpu_core@LSD.UOPS@ / cpu_core@UOPS_ISSUED.ANY@",
	+ "MetricGroup": "Fed;LSD",
	+ "MetricName": "tma_info_frontend_lsd_coverage",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU retirement was stalled likely due to retired operations that invoke the Microcode Sequencer",
	+ "MetricExpr": "cpu_core@FRONTEND_RETIRED.MS_FLOWS@ * cpu_core@FRONTEND_RETIRED.MS_FLOWS@R / tma_info_thread_clks",
	+ "MetricGroup": "Fed;FetchLat;MicroSeq",
	+ "MetricName": "tma_info_frontend_ms_latency_ret",
	+ "MetricThreshold": "tma_info_frontend_ms_latency_ret > 0.05",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Taken Branches retired Per Cycle",
	+ "MetricExpr": "cpu_core@BR_INST_RETIRED.NEAR_TAKEN@ / tma_info_thread_clks",
	+ "MetricGroup": "Branches;FetchBW",
	+ "MetricName": "tma_info_frontend_tbpc",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average number of cycles the front-end was delayed due to an Unknown Branch detection",
	+ "MetricExpr": "cpu_core@INT_MISC.UNKNOWN_BRANCH_CYCLES@ / cpu_core@INT_MISC.UNKNOWN_BRANCH_CYCLES\\,cmask\\=1\\,edge@",
	+ "MetricGroup": "Fed",
	+ "MetricName": "tma_info_frontend_unknown_branch_cost",
	+ "PublicDescription": "Average number of cycles the front-end was delayed due to an Unknown Branch detection. See Unknown_Branches node.",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU retirement was stalled likely due to retired branches who got branch address clears",
	+ "MetricExpr": "cpu_core@FRONTEND_RETIRED.UNKNOWN_BRANCH@ * cpu_core@FRONTEND_RETIRED.UNKNOWN_BRANCH@R / tma_info_thread_clks",
	+ "MetricGroup": "Fed;FetchLat",
	+ "MetricName": "tma_info_frontend_unknown_branches_ret",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Branch instructions per taken branch.",
	+ "MetricExpr": "cpu_core@BR_INST_RETIRED.ALL_BRANCHES@ / cpu_core@BR_INST_RETIRED.NEAR_TAKEN@",
	+ "MetricGroup": "Branches;Fed;PGO",
	+ "MetricName": "tma_info_inst_mix_bptkbranch",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total number of retired Instructions",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "Summary;TmaL1;tma_L1_group",
	+ "MetricName": "tma_info_inst_mix_instructions",
	+ "PublicDescription": "Total number of retired Instructions. Sample with: INST_RETIRED.PREC_DIST",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per FP Arithmetic instruction (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / (cpu_core@FP_ARITH_INST_RETIRED.SCALAR@ + cpu_core@FP_ARITH_INST_RETIRED.VECTOR@)",
	+ "MetricGroup": "Flops;InsType",
	+ "MetricName": "tma_info_inst_mix_iparith",
	+ "MetricThreshold": "tma_info_inst_mix_iparith < 10",
	+ "PublicDescription": "Instructions per FP Arithmetic instruction (lower number means higher occurrence rate). Values < 1 are possible due to intentional FMA double counting. Approximated prior to BDW.",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / (cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE@ + cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE@)",
	+ "MetricGroup": "Flops;FpVector;InsType",
	+ "MetricName": "tma_info_inst_mix_iparith_avx128",
	+ "MetricThreshold": "tma_info_inst_mix_iparith_avx128 < 10",
	+ "PublicDescription": "Instructions per FP Arithmetic AVX/SSE 128-bit instruction (lower number means higher occurrence rate). Values < 1 are possible due to intentional FMA double counting.",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per FP Arithmetic AVX* 256-bit instruction (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / (cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE@ + cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE@)",
	+ "MetricGroup": "Flops;FpVector;InsType",
	+ "MetricName": "tma_info_inst_mix_iparith_avx256",
	+ "MetricThreshold": "tma_info_inst_mix_iparith_avx256 < 10",
	+ "PublicDescription": "Instructions per FP Arithmetic AVX* 256-bit instruction (lower number means higher occurrence rate). Values < 1 are possible due to intentional FMA double counting.",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per FP Arithmetic Scalar Double-Precision instruction (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@FP_ARITH_INST_RETIRED.SCALAR_DOUBLE@",
	+ "MetricGroup": "Flops;FpScalar;InsType",
	+ "MetricName": "tma_info_inst_mix_iparith_scalar_dp",
	+ "MetricThreshold": "tma_info_inst_mix_iparith_scalar_dp < 10",
	+ "PublicDescription": "Instructions per FP Arithmetic Scalar Double-Precision instruction (lower number means higher occurrence rate). Values < 1 are possible due to intentional FMA double counting.",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per FP Arithmetic Scalar Single-Precision instruction (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@FP_ARITH_INST_RETIRED.SCALAR_SINGLE@",
	+ "MetricGroup": "Flops;FpScalar;InsType",
	+ "MetricName": "tma_info_inst_mix_iparith_scalar_sp",
	+ "MetricThreshold": "tma_info_inst_mix_iparith_scalar_sp < 10",
	+ "PublicDescription": "Instructions per FP Arithmetic Scalar Single-Precision instruction (lower number means higher occurrence rate). Values < 1 are possible due to intentional FMA double counting.",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Branch (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@BR_INST_RETIRED.ALL_BRANCHES@",
	+ "MetricGroup": "Branches;Fed;InsType",
	+ "MetricName": "tma_info_inst_mix_ipbranch",
	+ "MetricThreshold": "tma_info_inst_mix_ipbranch < 8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per (near) call (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@BR_INST_RETIRED.NEAR_CALL@",
	+ "MetricGroup": "Branches;Fed;PGO",
	+ "MetricName": "tma_info_inst_mix_ipcall",
	+ "MetricThreshold": "tma_info_inst_mix_ipcall < 200",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Floating Point (FP) Operation (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / (cpu_core@FP_ARITH_INST_RETIRED.SCALAR@ + 2 * cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE@ + 4 * cpu_core@FP_ARITH_INST_RETIRED.4_FLOPS@ + 8 * cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE@)",
	+ "MetricGroup": "Flops;InsType",
	+ "MetricName": "tma_info_inst_mix_ipflop",
	+ "MetricThreshold": "tma_info_inst_mix_ipflop < 10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Load (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@MEM_INST_RETIRED.ALL_LOADS@",
	+ "MetricGroup": "InsType",
	+ "MetricName": "tma_info_inst_mix_ipload",
	+ "MetricThreshold": "tma_info_inst_mix_ipload < 3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per PAUSE (lower number means higher occurrence rate)",
	+ "MetricExpr": "tma_info_inst_mix_instructions / cpu_core@CPU_CLK_UNHALTED.PAUSE_INST@",
	+ "MetricGroup": "Flops;FpVector;InsType",
	+ "MetricName": "tma_info_inst_mix_ippause",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Store (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@MEM_INST_RETIRED.ALL_STORES@",
	+ "MetricGroup": "InsType",
	+ "MetricName": "tma_info_inst_mix_ipstore",
	+ "MetricThreshold": "tma_info_inst_mix_ipstore < 8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Software prefetch instruction (of any type: NTA/T0/T1/T2/Prefetch) (lower number means higher occurrence rate)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@SW_PREFETCH_ACCESS.ANY@",
	+ "MetricGroup": "Prefetches",
	+ "MetricName": "tma_info_inst_mix_ipswpf",
	+ "MetricThreshold": "tma_info_inst_mix_ipswpf < 100",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per taken branch",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@BR_INST_RETIRED.NEAR_TAKEN@",
	+ "MetricGroup": "Branches;Fed;FetchBW;Frontend;PGO;tma_issueFB",
	+ "MetricName": "tma_info_inst_mix_iptb",
	+ "MetricThreshold": "tma_info_inst_mix_iptb < 13",
	+ "PublicDescription": "Instructions per taken branch. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_lcp",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average per-core data fill bandwidth to the L1 data cache [GB / sec]",
	+ "MetricExpr": "tma_info_memory_l1d_cache_fill_bw",
	+ "MetricGroup": "Mem;MemoryBW",
	+ "MetricName": "tma_info_memory_core_l1d_cache_fill_bw_2t",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average per-core data fill bandwidth to the L2 cache [GB / sec]",
	+ "MetricExpr": "tma_info_memory_l2_cache_fill_bw",
	+ "MetricGroup": "Mem;MemoryBW",
	+ "MetricName": "tma_info_memory_core_l2_cache_fill_bw_2t",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average per-core data access bandwidth to the L3 cache [GB / sec]",
	+ "MetricExpr": "tma_info_memory_l3_cache_access_bw",
	+ "MetricGroup": "Mem;MemoryBW;Offcore",
	+ "MetricName": "tma_info_memory_core_l3_cache_access_bw_2t",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average per-core data fill bandwidth to the L3 cache [GB / sec]",
	+ "MetricExpr": "tma_info_memory_l3_cache_fill_bw",
	+ "MetricGroup": "Mem;MemoryBW",
	+ "MetricName": "tma_info_memory_core_l3_cache_fill_bw_2t",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fill Buffer (FB) hits per kilo instructions for retired demand loads (L1D misses that merge into ongoing miss-handling entries)",
	+ "MetricExpr": "1e3 * cpu_core@MEM_LOAD_RETIRED.FB_HIT@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "CacheHits;Mem",
	+ "MetricName": "tma_info_memory_fb_hpki",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average per-thread data fill bandwidth to the L1 data cache [GB / sec]",
	+ "MetricExpr": "64 * cpu_core@L1D.REPLACEMENT@ / 1e9 / tma_info_system_time",
	+ "MetricGroup": "Mem;MemoryBW",
	+ "MetricName": "tma_info_memory_l1d_cache_fill_bw",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L1 cache true misses per kilo instruction for retired demand loads",
	+ "MetricExpr": "1e3 * cpu_core@MEM_LOAD_RETIRED.L1_MISS@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "CacheHits;Mem",
	+ "MetricName": "tma_info_memory_l1mpki",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L1 cache true misses per kilo instruction for all demand loads (including speculative)",
	+ "MetricExpr": "1e3 * cpu_core@L2_RQSTS.ALL_DEMAND_DATA_RD@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "CacheHits;Mem",
	+ "MetricName": "tma_info_memory_l1mpki_load",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average per-thread data fill bandwidth to the L2 cache [GB / sec]",
	+ "MetricExpr": "64 * cpu_core@L2_LINES_IN.ALL@ / 1e9 / tma_info_system_time",
	+ "MetricGroup": "Mem;MemoryBW",
	+ "MetricName": "tma_info_memory_l2_cache_fill_bw",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 cache hits per kilo instruction for all request types (including speculative)",
	+ "MetricExpr": "1e3 * (cpu_core@L2_RQSTS.REFERENCES@ - cpu_core@L2_RQSTS.MISS@) / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "CacheHits;Mem",
	+ "MetricName": "tma_info_memory_l2hpki_all",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 cache hits per kilo instruction for all demand loads (including speculative)",
	+ "MetricExpr": "1e3 * cpu_core@L2_RQSTS.DEMAND_DATA_RD_HIT@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "CacheHits;Mem",
	+ "MetricName": "tma_info_memory_l2hpki_load",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 cache true misses per kilo instruction for retired demand loads",
	+ "MetricExpr": "1e3 * cpu_core@MEM_LOAD_RETIRED.L2_MISS@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "Backend;CacheHits;Mem",
	+ "MetricName": "tma_info_memory_l2mpki",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 cache ([RKL+] true) misses per kilo instruction for all request types (including speculative)",
	+ "MetricExpr": "1e3 * cpu_core@L2_RQSTS.MISS@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "CacheHits;Mem;Offcore",
	+ "MetricName": "tma_info_memory_l2mpki_all",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L2 cache ([RKL+] true) misses per kilo instruction for all demand loads (including speculative)",
	+ "MetricExpr": "1e3 * cpu_core@L2_RQSTS.DEMAND_DATA_RD_MISS@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "CacheHits;Mem",
	+ "MetricName": "tma_info_memory_l2mpki_load",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Offcore requests (L2 cache miss) per kilo instruction for demand RFOs",
	+ "MetricExpr": "1e3 * cpu_core@L2_RQSTS.RFO_MISS@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "CacheMisses;Offcore",
	+ "MetricName": "tma_info_memory_l2mpki_rfo",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average per-thread data access bandwidth to the L3 cache [GB / sec]",
	+ "MetricExpr": "64 * cpu_core@OFFCORE_REQUESTS.ALL_REQUESTS@ / 1e9 / tma_info_system_time",
	+ "MetricGroup": "Mem;MemoryBW;Offcore",
	+ "MetricName": "tma_info_memory_l3_cache_access_bw",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average per-thread data fill bandwidth to the L3 cache [GB / sec]",
	+ "MetricExpr": "64 * cpu_core@LONGEST_LAT_CACHE.MISS@ / 1e9 / tma_info_system_time",
	+ "MetricGroup": "Mem;MemoryBW",
	+ "MetricName": "tma_info_memory_l3_cache_fill_bw",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "L3 cache true misses per kilo instruction for retired demand loads",
	+ "MetricExpr": "1e3 * cpu_core@MEM_LOAD_RETIRED.L3_MISS@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "Mem",
	+ "MetricName": "tma_info_memory_l3mpki",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average Parallel L2 cache miss data reads",
	+ "MetricExpr": "cpu_core@OFFCORE_REQUESTS_OUTSTANDING.DATA_RD@ / cpu_core@OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD@",
	+ "MetricGroup": "Memory_BW;Offcore",
	+ "MetricName": "tma_info_memory_latency_data_l2_mlp",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average Latency for L2 cache miss demand Loads",
	+ "MetricExpr": "cpu_core@OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD@ / cpu_core@OFFCORE_REQUESTS.DEMAND_DATA_RD@",
	+ "MetricGroup": "LockCont;Memory_Lat;Offcore",
	+ "MetricName": "tma_info_memory_latency_load_l2_miss_latency",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average Parallel L2 cache miss demand Loads",
	+ "MetricExpr": "cpu_core@OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD@ / cpu_core@OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD\\,cmask\\=1@",
	+ "MetricGroup": "Memory_BW;Offcore",
	+ "MetricName": "tma_info_memory_latency_load_l2_mlp",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average Latency for L3 cache miss demand Loads",
	+ "MetricExpr": "cpu_core@OFFCORE_REQUESTS_OUTSTANDING.L3_MISS_DEMAND_DATA_RD@ / cpu_core@OFFCORE_REQUESTS.L3_MISS_DEMAND_DATA_RD@",
	+ "MetricGroup": "Memory_Lat;Offcore",
	+ "MetricName": "tma_info_memory_latency_load_l3_miss_latency",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Actual Average Latency for L1 data-cache miss demand load operations (in core cycles)",
	+ "MetricExpr": "cpu_core@L1D_PEND_MISS.PENDING@ / cpu_core@MEM_LOAD_COMPLETED.L1_MISS_ANY@",
	+ "MetricGroup": "Mem;MemoryBound;MemoryLat",
	+ "MetricName": "tma_info_memory_load_miss_real_latency",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "\"Bus lock\" per kilo instruction",
	+ "MetricExpr": "1e3 * cpu_core@SQ_MISC.BUS_LOCK@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "Mem",
	+ "MetricName": "tma_info_memory_mix_bus_lock_pki",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Un-cacheable retired load per kilo instruction",
	+ "MetricExpr": "1e3 * cpu_core@MEM_LOAD_MISC_RETIRED.UC@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "Mem",
	+ "MetricName": "tma_info_memory_mix_uc_load_pki",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss",
	+ "MetricExpr": "cpu_core@L1D_PEND_MISS.PENDING@ / cpu_core@L1D_PEND_MISS.PENDING_CYCLES@",
	+ "MetricGroup": "Mem;MemoryBW;MemoryBound",
	+ "MetricName": "tma_info_memory_mlp",
	+ "PublicDescription": "Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss. Per-Logical Processor)",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Rate of L2 HW prefetched lines that were not used by demand accesses",
	+ "MetricExpr": "cpu_core@L2_LINES_OUT.USELESS_HWPF@ / (cpu_core@L2_LINES_OUT.SILENT@ + cpu_core@L2_LINES_OUT.NON_SILENT@)",
	+ "MetricGroup": "Prefetches",
	+ "MetricName": "tma_info_memory_prefetches_useless_hwpf",
	+ "MetricThreshold": "tma_info_memory_prefetches_useless_hwpf > 0.15",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "STLB (2nd level TLB) code speculative misses per kilo instruction (misses of any page-size that complete the page walk)",
	+ "MetricExpr": "1e3 * cpu_core@ITLB_MISSES.WALK_COMPLETED@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "Fed;MemoryTLB",
	+ "MetricName": "tma_info_memory_tlb_code_stlb_mpki",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU retirement was stalled likely due to STLB misses by demand loads",
	+ "MetricExpr": "cpu_core@MEM_INST_RETIRED.STLB_MISS_LOADS@ * cpu_core@MEM_INST_RETIRED.STLB_MISS_LOADS@R / tma_info_thread_clks",
	+ "MetricGroup": "Mem;MemoryTLB",
	+ "MetricName": "tma_info_memory_tlb_load_stlb_miss_ret",
	+ "MetricThreshold": "tma_info_memory_tlb_load_stlb_miss_ret > 0.05",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "STLB (2nd level TLB) data load speculative misses per kilo instruction (misses of any page-size that complete the page walk)",
	+ "MetricExpr": "1e3 * cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "Mem;MemoryTLB",
	+ "MetricName": "tma_info_memory_tlb_load_stlb_mpki",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Utilization of the core's Page Walker(s) serving STLB misses triggered by instruction/Load/Store accesses",
	+ "MetricExpr": "(cpu_core@ITLB_MISSES.WALK_PENDING@ + cpu_core@DTLB_LOAD_MISSES.WALK_PENDING@ + cpu_core@DTLB_STORE_MISSES.WALK_PENDING@) / (4 * tma_info_core_core_clks)",
	+ "MetricGroup": "Mem;MemoryTLB",
	+ "MetricName": "tma_info_memory_tlb_page_walks_utilization",
	+ "MetricThreshold": "tma_info_memory_tlb_page_walks_utilization > 0.5",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU retirement was stalled likely due to STLB misses by demand stores",
	+ "MetricExpr": "cpu_core@MEM_INST_RETIRED.STLB_MISS_STORES@ * cpu_core@MEM_INST_RETIRED.STLB_MISS_STORES@R / tma_info_thread_clks",
	+ "MetricGroup": "Mem;MemoryTLB",
	+ "MetricName": "tma_info_memory_tlb_store_stlb_miss_ret",
	+ "MetricThreshold": "tma_info_memory_tlb_store_stlb_miss_ret > 0.05",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "STLB (2nd level TLB) data store speculative misses per kilo instruction (misses of any page-size that complete the page walk)",
	+ "MetricExpr": "1e3 * cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED@ / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "Mem;MemoryTLB",
	+ "MetricName": "tma_info_memory_tlb_store_stlb_mpki",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Mem;Backend;CacheHits",
	+ "MetricExpr": "cpu_core@UOPS_EXECUTED.THREAD@ / (cpu_core@UOPS_EXECUTED.CORE_CYCLES_GE_1@ / 2 if #SMT_on else cpu_core@UOPS_EXECUTED.THREAD\\,cmask\\=1@)",
	+ "MetricGroup": "Cor;Pipeline;PortsUtil;SMT",
	+ "MetricName": "tma_info_pipeline_execute",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average number of uops fetched from DSB per cycle",
	+ "MetricExpr": "cpu_core@IDQ.DSB_UOPS@ / cpu_core@IDQ.DSB_CYCLES_ANY@",
	+ "MetricGroup": "Fed;FetchBW",
	+ "MetricName": "tma_info_pipeline_fetch_dsb",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average number of uops fetched from LSD per cycle",
	+ "MetricExpr": "cpu_core@LSD.UOPS@ / cpu_core@LSD.CYCLES_ACTIVE@",
	+ "MetricGroup": "Fed;FetchBW",
	+ "MetricName": "tma_info_pipeline_fetch_lsd",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average number of uops fetched from MITE per cycle",
	+ "MetricExpr": "cpu_core@IDQ.MITE_UOPS@ / cpu_core@IDQ.MITE_CYCLES_ANY@",
	+ "MetricGroup": "Fed;FetchBW",
	+ "MetricName": "tma_info_pipeline_fetch_mite",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per a microcode Assist invocation",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@ASSISTS.ANY@",
	+ "MetricGroup": "MicroSeq;Pipeline;Ret;Retire",
	+ "MetricName": "tma_info_pipeline_ipassist",
	+ "MetricThreshold": "tma_info_pipeline_ipassist < 100e3",
	+ "PublicDescription": "Instructions per a microcode Assist invocation. See Assists tree node for details (lower number means higher occurrence rate)",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average number of Uops retired in cycles where at least one uop has retired.",
	+ "MetricExpr": "tma_retiring * tma_info_thread_slots / cpu_core@UOPS_RETIRED.SLOTS\\,cmask\\=1@",
	+ "MetricGroup": "Pipeline;Ret",
	+ "MetricName": "tma_info_pipeline_retire",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Estimated fraction of retirement-cycles dealing with repeat instructions",
	+ "MetricExpr": "cpu_core@INST_RETIRED.REP_ITERATION@ / cpu_core@UOPS_RETIRED.SLOTS\\,cmask\\=1@",
	+ "MetricGroup": "MicroSeq;Pipeline;Ret",
	+ "MetricName": "tma_info_pipeline_strings_cycles",
	+ "MetricThreshold": "tma_info_pipeline_strings_cycles > 0.1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of cycles the processor is waiting yet unhalted; covering legacy PAUSE instruction, as well as C0.1 / C0.2 power-performance optimized states",
	+ "MetricExpr": "cpu_core@CPU_CLK_UNHALTED.C0_WAIT@ / tma_info_thread_clks",
	+ "MetricGroup": "C0Wait",
	+ "MetricName": "tma_info_system_c0_wait",
	+ "MetricThreshold": "tma_info_system_c0_wait > 0.05",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Measured Average Core Frequency for unhalted processors [GHz]",
	+ "MetricExpr": "tma_info_system_turbo_utilization * msr@tsc\\,cpu=cpu_core@ / 1e9 / tma_info_system_time",
	+ "MetricGroup": "Power;Summary",
	+ "MetricName": "tma_info_system_core_frequency",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average CPU Utilization (percentage)",
	+ "MetricExpr": "tma_info_system_cpus_utilized / #num_cpus_online",
	+ "MetricGroup": "HPC;Summary",
	+ "MetricName": "tma_info_system_cpu_utilization",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average number of utilized CPUs",
	+ "MetricExpr": "cpu_core@CPU_CLK_UNHALTED.REF_TSC@ / msr@tsc\\,cpu=cpu_core@",
	+ "MetricGroup": "Summary",
	+ "MetricName": "tma_info_system_cpus_utilized",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average external Memory Bandwidth Use for reads and writes [GB / sec]",
	+ "MetricExpr": "64 * (UNC_HAC_ARB_TRK_REQUESTS.ALL + UNC_HAC_ARB_COH_TRK_REQUESTS.ALL) / 1e9 / tma_info_system_time",
	+ "MetricGroup": "HPC;MemOffcore;MemoryBW;SoC;tma_issueBW",
	+ "MetricName": "tma_info_system_dram_bw_use",
	+ "PublicDescription": "Average external Memory Bandwidth Use for reads and writes [GB / sec]. Related metrics: tma_bottleneck_data_cache_memory_bandwidth, tma_fb_full, tma_mem_bandwidth, tma_sq_full",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Giga Floating Point Operations Per Second",
	+ "MetricExpr": "(cpu_core@FP_ARITH_INST_RETIRED.SCALAR@ + 2 * cpu_core@FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE@ + 4 * cpu_core@FP_ARITH_INST_RETIRED.4_FLOPS@ + 8 * cpu_core@FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE@) / 1e9 / tma_info_system_time",
	+ "MetricGroup": "Cor;Flops;HPC",
	+ "MetricName": "tma_info_system_gflops",
	+ "PublicDescription": "Giga Floating Point Operations Per Second. Aggregate across all supported options of: FP precisions, scalar and vector instructions, vector-width",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions per Far Branch ( Far Branches apply upon transition from application to operating system, handling interrupts, exceptions) [lower number means higher occurrence rate]",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / cpu_core@BR_INST_RETIRED.FAR_BRANCH@u",
	+ "MetricGroup": "Branches;OS",
	+ "MetricName": "tma_info_system_ipfarbranch",
	+ "MetricThreshold": "tma_info_system_ipfarbranch < 1e6",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles Per Instruction for the Operating System (OS) Kernel mode",
	+ "MetricExpr": "cpu_core@CPU_CLK_UNHALTED.THREAD_P@k / cpu_core@INST_RETIRED.ANY_P@k",
	+ "MetricGroup": "OS",
	+ "MetricName": "tma_info_system_kernel_cpi",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of cycles spent in the Operating System (OS) Kernel mode",
	+ "MetricExpr": "cpu_core@CPU_CLK_UNHALTED.THREAD_P@k / cpu_core@CPU_CLK_UNHALTED.THREAD@",
	+ "MetricGroup": "OS",
	+ "MetricName": "tma_info_system_kernel_utilization",
	+ "MetricThreshold": "tma_info_system_kernel_utilization > 0.05",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average number of parallel data read requests to external memory",
	+ "MetricExpr": "UNC_ARB_DAT_OCCUPANCY.RD / UNC_ARB_DAT_OCCUPANCY.RD@cmask\\=1@",
	+ "MetricGroup": "Mem;MemoryBW;SoC",
	+ "MetricName": "tma_info_system_mem_parallel_reads",
	+ "PublicDescription": "Average number of parallel data read requests to external memory. Accounts for demand loads and L1/L2 prefetches",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "PerfMon Event Multiplexing accuracy indicator",
	+ "MetricExpr": "cpu_core@CPU_CLK_UNHALTED.THREAD_P@ / cpu_core@CPU_CLK_UNHALTED.THREAD@",
	+ "MetricGroup": "Summary",
	+ "MetricName": "tma_info_system_mux",
	+ "MetricThreshold": "tma_info_system_mux > 1.1 \| tma_info_system_mux < 0.9",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total package Power in Watts",
	+ "MetricExpr": "power@energy\\-pkg@ * 61 / (tma_info_system_time * 1e6)",
	+ "MetricGroup": "Power;SoC",
	+ "MetricName": "tma_info_system_power",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of cycles where both hardware Logical Processors were active",
	+ "MetricExpr": "(1 - cpu_core@CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE@ / cpu_core@CPU_CLK_UNHALTED.REF_DISTRIBUTED@ if #SMT_on else 0)",
	+ "MetricGroup": "SMT",
	+ "MetricName": "tma_info_system_smt_2t_utilization",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Socket actual clocks when any core is active on that socket",
	+ "MetricExpr": "UNC_CLOCK.SOCKET",
	+ "MetricGroup": "SoC",
	+ "MetricName": "tma_info_system_socket_clks",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Run duration time in seconds",
	+ "MetricExpr": "duration_time",
	+ "MetricGroup": "Summary",
	+ "MetricName": "tma_info_system_time",
	+ "MetricThreshold": "tma_info_system_time < 1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Average Frequency Utilization relative nominal frequency",
	+ "MetricExpr": "tma_info_thread_clks / cpu_core@CPU_CLK_UNHALTED.REF_TSC@",
	+ "MetricGroup": "Power",
	+ "MetricName": "tma_info_system_turbo_utilization",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Measured Average Uncore Frequency for the SoC [GHz]",
	+ "MetricExpr": "tma_info_system_socket_clks / 1e9 / tma_info_system_time",
	+ "MetricGroup": "SoC",
	+ "MetricName": "tma_info_system_uncore_frequency",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Per-Logical Processor actual clocks when the Logical Processor is active.",
	+ "MetricExpr": "cpu_core@CPU_CLK_UNHALTED.THREAD@",
	+ "MetricGroup": "Pipeline",
	+ "MetricName": "tma_info_thread_clks",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles Per Instruction (per Logical Processor)",
	+ "MetricExpr": "1 / tma_info_thread_ipc",
	+ "MetricGroup": "Mem;Pipeline",
	+ "MetricName": "tma_info_thread_cpi",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "The ratio of Executed- by Issued-Uops",
	+ "MetricExpr": "cpu_core@UOPS_EXECUTED.THREAD@ / cpu_core@UOPS_ISSUED.ANY@",
	+ "MetricGroup": "Cor;Pipeline",
	+ "MetricName": "tma_info_thread_execute_per_issue",
	+ "PublicDescription": "The ratio of Executed- by Issued-Uops. Ratio > 1 suggests high rate of uop micro-fusions. Ratio < 1 suggest high rate of \"execute\" at rename stage.",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instructions Per Cycle (per Logical Processor)",
	+ "MetricExpr": "cpu_core@INST_RETIRED.ANY@ / tma_info_thread_clks",
	+ "MetricGroup": "Ret;Summary",
	+ "MetricName": "tma_info_thread_ipc",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total issue-pipeline slots (per-Physical Core till ICL; per-Logical Processor ICL onward)",
	+ "MetricExpr": "cpu_core@TOPDOWN.SLOTS@",
	+ "MetricGroup": "TmaL1;tma_L1_group",
	+ "MetricName": "tma_info_thread_slots",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fraction of Physical Core issue-slots utilized by this Logical Processor",
	+ "MetricExpr": "(tma_info_thread_slots / (cpu_core@TOPDOWN.SLOTS@ / 2) if #SMT_on else 1)",
	+ "MetricGroup": "SMT;TmaL1;tma_L1_group",
	+ "MetricName": "tma_info_thread_slots_utilization",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops Per Instruction",
	+ "MetricExpr": "tma_retiring * tma_info_thread_slots / cpu_core@INST_RETIRED.ANY@",
	+ "MetricGroup": "Pipeline;Ret;Retire",
	+ "MetricName": "tma_info_thread_uoppi",
	+ "MetricThreshold": "tma_info_thread_uoppi > 1.05",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops per taken branch",
	+ "MetricExpr": "tma_retiring * tma_info_thread_slots / cpu_core@BR_INST_RETIRED.NEAR_TAKEN@",
	+ "MetricGroup": "Branches;Fed;FetchBW",
	+ "MetricName": "tma_info_thread_uptb",
	+ "MetricThreshold": "tma_info_thread_uptb < 9",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles where the Integer Divider unit was active.",
	+ "MetricExpr": "tma_divider - tma_fp_divider",
	+ "MetricGroup": "TopdownL4;tma_L4_group;tma_divider_group",
	+ "MetricName": "tma_int_divider",
	+ "MetricThreshold": "tma_int_divider > 0.2 & (tma_divider > 0.2 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents overall Integer (Int) select operations fraction the CPU has executed (retired)",
	+ "MetricExpr": "tma_int_vector_128b + tma_int_vector_256b",
	+ "MetricGroup": "Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group",
	+ "MetricName": "tma_int_operations",
	+ "MetricThreshold": "tma_int_operations > 0.1 & tma_light_operations > 0.6",
	+ "PublicDescription": "This metric represents overall Integer (Int) select operations fraction the CPU has executed (retired). Vector/Matrix Int operations and shuffles are counted. Note this metric's value may exceed its parent due to use of \"Uops\" CountDomain.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI (Vector Neural Network Instructions) uops fraction the CPU has retired",
	+ "MetricExpr": "(cpu_core@INT_VEC_RETIRED.ADD_128@ + cpu_core@INT_VEC_RETIRED.VNNI_128@) / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "Compute;IntVector;Pipeline;TopdownL4;tma_L4_group;tma_int_operations_group;tma_issue2P",
	+ "MetricName": "tma_int_vector_128b",
	+ "MetricThreshold": "tma_int_vector_128b > 0.1 & (tma_int_operations > 0.1 & tma_light_operations > 0.6)",
	+ "PublicDescription": "This metric represents 128-bit vector Integer ADD/SUB/SAD or VNNI (Vector Neural Network Instructions) uops fraction the CPU has retired. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents 256-bit vector Integer ADD/SUB/SAD/MUL or VNNI (Vector Neural Network Instructions) uops fraction the CPU has retired",
	+ "MetricExpr": "(cpu_core@INT_VEC_RETIRED.ADD_256@ + cpu_core@INT_VEC_RETIRED.MUL_256@ + cpu_core@INT_VEC_RETIRED.VNNI_256@) / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "Compute;IntVector;Pipeline;TopdownL4;tma_L4_group;tma_int_operations_group;tma_issue2P",
	+ "MetricName": "tma_int_vector_256b",
	+ "MetricThreshold": "tma_int_vector_256b > 0.1 & (tma_int_operations > 0.1 & tma_light_operations > 0.6)",
	+ "PublicDescription": "This metric represents 256-bit vector Integer ADD/SUB/SAD/MUL or VNNI (Vector Neural Network Instructions) uops fraction the CPU has retired. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_port_0, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses",
	+ "MetricExpr": "cpu_core@ICACHE_TAG.STALLS@ / tma_info_thread_clks",
	+ "MetricGroup": "BigFootprint;BvBC;FetchLat;MemoryTLB;TopdownL3;tma_L3_group;tma_fetch_latency_group",
	+ "MetricName": "tma_itlb_misses",
	+ "MetricThreshold": "tma_itlb_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)",
	+ "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses. Sample with: FRONTEND_RETIRED.STLB_MISS_PS;FRONTEND_RETIRED.ITLB_MISS_PS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates how often the CPU was stalled without loads missing the L1 Data (L1D) cache",
	+ "MetricExpr": "max((cpu_core@EXE_ACTIVITY.BOUND_ON_LOADS@ - cpu_core@MEMORY_ACTIVITY.STALLS_L1D_MISS@) / tma_info_thread_clks, 0)",
	+ "MetricGroup": "CacheHits;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_issueL1;tma_issueMC;tma_memory_bound_group",
	+ "MetricName": "tma_l1_bound",
	+ "MetricThreshold": "tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)",
	+ "PublicDescription": "This metric estimates how often the CPU was stalled without loads missing the L1 Data (L1D) cache. The L1D cache typically has the shortest latency. However; in certain cases like loads blocked on older stores; a load might suffer due to high latency even though it is being satisfied by the L1D. Another example is loads who miss in the TLB. These cases are characterized by execution unit stalls; while some non-completed demand load lives in the machine without having that demand load missing the L1 cache. Sample with: MEM_LOAD_RETIRED.L1_HIT. Related metrics: tma_clears_resteers, tma_machine_clears, tma_microcode_sequencer, tma_ms_switches, tma_ports_utilized_1",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric ([SKL+] roughly; [LNL]) estimates fraction of cycles with demand load accesses that hit the L1D cache",
	+ "MetricExpr": "min(2 * (cpu_core@MEM_INST_RETIRED.ALL_LOADS@ - cpu_core@MEM_LOAD_RETIRED.FB_HIT@ - cpu_core@MEM_LOAD_RETIRED.L1_MISS@) * 20 / 100, max(cpu_core@CYCLE_ACTIVITY.CYCLES_MEM_ANY@ - cpu_core@MEMORY_ACTIVITY.CYCLES_L1D_MISS@, 0)) / tma_info_thread_clks",
	+ "MetricGroup": "BvML;MemoryLat;TopdownL4;tma_L4_group;tma_l1_bound_group",
	+ "MetricName": "tma_l1_latency_dependency",
	+ "MetricThreshold": "tma_l1_latency_dependency > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric ([SKL+] roughly; [LNL]) estimates fraction of cycles with demand load accesses that hit the L1D cache. The short latency of the L1D cache may be exposed in pointer-chasing memory access patterns as an example. Sample with: MEM_LOAD_RETIRED.L1_HIT",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates how often the CPU was stalled due to L2 cache accesses by loads",
	+ "MetricExpr": "(cpu_core@MEMORY_ACTIVITY.STALLS_L1D_MISS@ - cpu_core@MEMORY_ACTIVITY.STALLS_L2_MISS@) / tma_info_thread_clks",
	+ "MetricGroup": "BvML;CacheHits;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group",
	+ "MetricName": "tma_l2_bound",
	+ "MetricThreshold": "tma_l2_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)",
	+ "PublicDescription": "This metric estimates how often the CPU was stalled due to L2 cache accesses by loads. Avoiding cache misses (i.e. L1 misses/L2 hits) can improve the latency and increase performance. Sample with: MEM_LOAD_RETIRED.L2_HIT",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles with demand load accesses that hit the L2 cache under unloaded scenarios (possibly L2 latency limited)",
	+ "MetricExpr": "cpu_core@MEM_LOAD_RETIRED.L2_HIT@ * min(cpu_core@MEM_LOAD_RETIRED.L2_HIT@R, 3 * tma_info_system_core_frequency) * (1 + cpu_core@MEM_LOAD_RETIRED.FB_HIT@ / cpu_core@MEM_LOAD_RETIRED.L1_MISS@ / 2) / tma_info_thread_clks",
	+ "MetricGroup": "MemoryLat;TopdownL4;tma_L4_group;tma_l2_bound_group",
	+ "MetricName": "tma_l2_hit_latency",
	+ "MetricThreshold": "tma_l2_hit_latency > 0.05 & (tma_l2_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric represents fraction of cycles with demand load accesses that hit the L2 cache under unloaded scenarios (possibly L2 latency limited). Avoiding L1 cache misses (i.e. L1 misses/L2 hits) will improve the latency. Sample with: MEM_LOAD_RETIRED.L2_HIT",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core",
	+ "MetricExpr": "(cpu_core@MEMORY_ACTIVITY.STALLS_L2_MISS@ - cpu_core@MEMORY_ACTIVITY.STALLS_L3_MISS@) / tma_info_thread_clks",
	+ "MetricGroup": "CacheHits;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group",
	+ "MetricName": "tma_l3_bound",
	+ "MetricThreshold": "tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)",
	+ "PublicDescription": "This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core. Avoiding cache misses (i.e. L2 misses/L3 hits) can improve the latency and increase performance. Sample with: MEM_LOAD_RETIRED.L3_HIT_PS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles with demand load accesses that hit the L3 cache under unloaded scenarios (possibly L3 latency limited)",
	+ "MetricExpr": "cpu_core@MEM_LOAD_RETIRED.L3_HIT@ * min(cpu_core@MEM_LOAD_RETIRED.L3_HIT@R, 9 * tma_info_system_core_frequency) * (1 + cpu_core@MEM_LOAD_RETIRED.FB_HIT@ / cpu_core@MEM_LOAD_RETIRED.L1_MISS@ / 2) / tma_info_thread_clks",
	+ "MetricGroup": "BvML;MemoryLat;TopdownL4;tma_L4_group;tma_issueLat;tma_l3_bound_group",
	+ "MetricName": "tma_l3_hit_latency",
	+ "MetricThreshold": "tma_l3_hit_latency > 0.1 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric estimates fraction of cycles with demand load accesses that hit the L3 cache under unloaded scenarios (possibly L3 latency limited). Avoiding private cache misses (i.e. L2 misses/L3 hits) will improve the latency; reduce contention with sibling physical cores and increase performance. Note the value of this node may overlap with its siblings. Sample with: MEM_LOAD_RETIRED.L3_HIT_PS. Related metrics: tma_bottleneck_data_cache_memory_latency, tma_mem_latency",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles CPU was stalled due to Length Changing Prefixes (LCPs)",
	+ "MetricExpr": "cpu_core@DECODE.LCP@ / tma_info_thread_clks",
	+ "MetricGroup": "FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB",
	+ "MetricName": "tma_lcp",
	+ "MetricThreshold": "tma_lcp > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)",
	+ "PublicDescription": "This metric represents fraction of cycles CPU was stalled due to Length Changing Prefixes (LCPs). Using proper compiler flags or Intel Compiler by default will certainly avoid this. #Link: Optimization Guide about LCP BKMs. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_botlnk_l2_dsb_bandwidth, tma_info_botlnk_l2_dsb_misses, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots where the CPU was retiring light-weight operations -- instructions that require no more than one uop (micro-operation)",
	+ "MetricExpr": "max(0, tma_retiring - tma_heavy_operations)",
	+ "MetricGroup": "Retire;TmaL2;TopdownL2;tma_L2_group;tma_retiring_group",
	+ "MetricName": "tma_light_operations",
	+ "MetricThreshold": "tma_light_operations > 0.6",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "PublicDescription": "This metric represents fraction of slots where the CPU was retiring light-weight operations -- instructions that require no more than one uop (micro-operation). This correlates with total number of instructions used by the program. A uops-per-instruction (see UopPI metric) ratio of 1 or less should be expected for decently optimized code running on Intel Core/Xeon products. While this often indicates efficient X86 instructions were executed; high value does not necessarily mean better performance cannot be achieved. ([ICL+] Note this may undercount due to approximation using indirect events; [ADL+] .). Sample with: INST_RETIRED.PREC_DIST",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution port for Load operations",
	+ "MetricExpr": "cpu_core@UOPS_DISPATCHED.PORT_2_3_10@ / (3 * tma_info_core_core_clks)",
	+ "MetricGroup": "TopdownL5;tma_L5_group;tma_ports_utilized_3m_group",
	+ "MetricName": "tma_load_op_utilization",
	+ "MetricThreshold": "tma_load_op_utilization > 0.6",
	+ "PublicDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution port for Load operations. Sample with: UOPS_DISPATCHED.PORT_2_3_10",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric roughly estimates the fraction of cycles where the (first level) DTLB was missed by load accesses, that later on hit in second-level TLB (STLB)",
	+ "MetricExpr": "max(0, tma_dtlb_load - tma_load_stlb_miss)",
	+ "MetricGroup": "MemoryTLB;TopdownL5;tma_L5_group;tma_dtlb_load_group",
	+ "MetricName": "tma_load_stlb_hit",
	+ "MetricThreshold": "tma_load_stlb_hit > 0.05 & (tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles where the Second-level TLB (STLB) was missed by load accesses, performing a hardware page walk",
	+ "MetricExpr": "cpu_core@DTLB_LOAD_MISSES.WALK_ACTIVE@ / tma_info_thread_clks",
	+ "MetricGroup": "MemoryTLB;TopdownL5;tma_L5_group;tma_dtlb_load_group",
	+ "MetricName": "tma_load_stlb_miss",
	+ "MetricThreshold": "tma_load_stlb_miss > 0.05 & (tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles to walk the memory paging structures to cache translation of 1 GB pages for data load accesses.",
	+ "MetricExpr": "tma_load_stlb_miss * cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_1G@ / (cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_4K@ + cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M@ + cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_1G@)",
	+ "MetricGroup": "MemoryTLB;TopdownL6;tma_L6_group;tma_load_stlb_miss_group",
	+ "MetricName": "tma_load_stlb_miss_1g",
	+ "MetricThreshold": "tma_load_stlb_miss_1g > 0.05 & (tma_load_stlb_miss > 0.05 & (tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles to walk the memory paging structures to cache translation of 2 or 4 MB pages for data load accesses.",
	+ "MetricExpr": "tma_load_stlb_miss * cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M@ / (cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_4K@ + cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M@ + cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_1G@)",
	+ "MetricGroup": "MemoryTLB;TopdownL6;tma_L6_group;tma_load_stlb_miss_group",
	+ "MetricName": "tma_load_stlb_miss_2m",
	+ "MetricThreshold": "tma_load_stlb_miss_2m > 0.05 & (tma_load_stlb_miss > 0.05 & (tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles to walk the memory paging structures to cache translation of 4 KB pages for data load accesses.",
	+ "MetricExpr": "tma_load_stlb_miss * cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_4K@ / (cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_4K@ + cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M@ + cpu_core@DTLB_LOAD_MISSES.WALK_COMPLETED_1G@)",
	+ "MetricGroup": "MemoryTLB;TopdownL6;tma_L6_group;tma_load_stlb_miss_group",
	+ "MetricName": "tma_load_stlb_miss_4k",
	+ "MetricThreshold": "tma_load_stlb_miss_4k > 0.05 & (tma_load_stlb_miss > 0.05 & (tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU spent handling cache misses due to lock operations",
	+ "MetricConstraint": "NO_GROUP_EVENTS",
	+ "MetricExpr": "cpu_core@MEM_INST_RETIRED.LOCK_LOADS@ * cpu_core@MEM_INST_RETIRED.LOCK_LOADS@R / tma_info_thread_clks",
	+ "MetricGroup": "LockCont;Offcore;TopdownL4;tma_L4_group;tma_issueRFO;tma_l1_bound_group",
	+ "MetricName": "tma_lock_latency",
	+ "MetricThreshold": "tma_lock_latency > 0.2 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric represents fraction of cycles the CPU spent handling cache misses due to lock operations. Due to the microarchitecture handling of locks; they are classified as L1_Bound regardless of what memory source satisfied them. Sample with: MEM_INST_RETIRED.LOCK_LOADS. Related metrics: tma_store_latency",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents Core fraction of cycles in which CPU was likely limited due to LSD (Loop Stream Detector) unit",
	+ "MetricExpr": "(cpu_core@LSD.CYCLES_ACTIVE@ - cpu_core@LSD.CYCLES_OK@) / tma_info_core_core_clks / 2",
	+ "MetricGroup": "FetchBW;LSD;TopdownL3;tma_L3_group;tma_fetch_bandwidth_group",
	+ "MetricName": "tma_lsd",
	+ "MetricThreshold": "tma_lsd > 0.15 & tma_fetch_bandwidth > 0.2",
	+ "PublicDescription": "This metric represents Core fraction of cycles in which CPU was likely limited due to LSD (Loop Stream Detector) unit. LSD typically does well sustaining Uop supply. However; in some rare cases; optimal uop-delivery could not be reached for small loops whose size (in terms of number of uops) does not suit well the LSD structure.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Machine Clears",
	+ "MetricExpr": "max(0, tma_bad_speculation - tma_branch_mispredicts)",
	+ "MetricGroup": "BadSpec;BvMS;MachineClears;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueMC;tma_issueSyncxn",
	+ "MetricName": "tma_machine_clears",
	+ "MetricThreshold": "tma_machine_clears > 0.1 & tma_bad_speculation > 0.15",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "PublicDescription": "This metric represents fraction of slots the CPU has wasted due to Machine Clears. These slots are either wasted by uops fetched prior to the clear; or stalls the out-of-order portion of the machine needs to recover its state after the clear. For example; this can happen due to memory ordering Nukes (e.g. Memory Disambiguation) or Self-Modifying-Code (SMC) nukes. Sample with: MACHINE_CLEARS.COUNT. Related metrics: tma_bottleneck_memory_synchronization, tma_clears_resteers, tma_contested_accesses, tma_data_sharing, tma_false_sharing, tma_l1_bound, tma_microcode_sequencer, tma_ms_switches, tma_remote_cache",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory - DRAM ([SPR-HBM] and/or HBM)",
	+ "MetricExpr": "min(cpu_core@CPU_CLK_UNHALTED.THREAD@, cpu_core@OFFCORE_REQUESTS_OUTSTANDING.DATA_RD\\,cmask\\=4@) / tma_info_thread_clks",
	+ "MetricGroup": "BvMB;MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueBW",
	+ "MetricName": "tma_mem_bandwidth",
	+ "MetricThreshold": "tma_mem_bandwidth > 0.2 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory - DRAM ([SPR-HBM] and/or HBM). The underlying heuristic assumes that a similar off-core traffic is generated by all IA cores. This metric does not aggregate non-data-read requests by this logical processor; requests from other IA Logical Processors/Physical Cores/sockets; or other non-IA devices like GPU; hence the maximum external memory bandwidth limits may or may not be approached when this metric is flagged (see Uncore counters for that). Related metrics: tma_bottleneck_data_cache_memory_bandwidth, tma_fb_full, tma_info_system_dram_bw_use, tma_sq_full",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or HBM)",
	+ "MetricExpr": "min(cpu_core@CPU_CLK_UNHALTED.THREAD@, cpu_core@OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD@) / tma_info_thread_clks - tma_mem_bandwidth",
	+ "MetricGroup": "BvML;MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueLat",
	+ "MetricName": "tma_mem_latency",
	+ "MetricThreshold": "tma_mem_latency > 0.1 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory - DRAM ([SPR-HBM] and/or HBM). This metric does not aggregate requests from other Logical Processors/Physical Cores/sockets (see Uncore counters for that). Related metrics: tma_bottleneck_data_cache_memory_latency, tma_l3_hit_latency",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck",
	+ "MetricExpr": "cpu_core@topdown\\-mem\\-bound@ / (cpu_core@topdown\\-fe\\-bound@ + cpu_core@topdown\\-bad\\-spec@ + cpu_core@topdown\\-retiring@ + cpu_core@topdown\\-be\\-bound@)",
	+ "MetricGroup": "Backend;TmaL2;TopdownL2;tma_L2_group;tma_backend_bound_group",
	+ "MetricName": "tma_memory_bound",
	+ "MetricThreshold": "tma_memory_bound > 0.2 & tma_backend_bound > 0.2",
	+ "MetricgroupNoGroup": "TopdownL2",
	+ "PublicDescription": "This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck. Memory Bound estimates fraction of slots where pipeline is likely stalled due to demand load or store instructions. This accounts mainly for (1) non-completed in-flight memory demand loads which coincides with execution units starvation; in addition to (2) cases where stores could impose backpressure on the pipeline when many of them get buffered at the same time (less common out of the two).",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to LFENCE Instructions.",
	+ "MetricExpr": "13 * cpu_core@MISC2_RETIRED.LFENCE@ / tma_info_thread_clks",
	+ "MetricGroup": "TopdownL4;tma_L4_group;tma_serializing_operation_group",
	+ "MetricName": "tma_memory_fence",
	+ "MetricThreshold": "tma_memory_fence > 0.05 & (tma_serializing_operation > 0.1 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots where the CPU was retiring memory operations -- uops for memory load or store accesses.",
	+ "MetricExpr": "tma_light_operations * cpu_core@MEM_UOP_RETIRED.ANY@ / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group",
	+ "MetricName": "tma_memory_operations",
	+ "MetricThreshold": "tma_memory_operations > 0.1 & tma_light_operations > 0.6",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit",
	+ "MetricExpr": "cpu_core@UOPS_RETIRED.MS@ / tma_info_thread_slots",
	+ "MetricGroup": "MicroSeq;TopdownL3;tma_L3_group;tma_heavy_operations_group;tma_issueMC;tma_issueMS",
	+ "MetricName": "tma_microcode_sequencer",
	+ "MetricThreshold": "tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1",
	+ "PublicDescription": "This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit. The MS is used for CISC instructions not supported by the default decoders (like repeat move strings; or CPUID); or by microcode assists used to address some operation modes (like in Floating Point assists). These cases can often be avoided. Sample with: UOPS_RETIRED.MS. Related metrics: tma_bottleneck_irregular_overhead, tma_clears_resteers, tma_l1_bound, tma_machine_clears, tma_ms_switches",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Branch Misprediction at execution stage",
	+ "MetricExpr": "tma_branch_mispredicts / tma_bad_speculation * cpu_core@INT_MISC.CLEAR_RESTEER_CYCLES@ / tma_info_thread_clks",
	+ "MetricGroup": "BadSpec;BrMispredicts;BvMP;TopdownL4;tma_L4_group;tma_branch_resteers_group;tma_issueBM",
	+ "MetricName": "tma_mispredicts_resteers",
	+ "MetricThreshold": "tma_mispredicts_resteers > 0.05 & (tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))",
	+ "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to Branch Resteers as a result of Branch Misprediction at execution stage. Sample with: INT_MISC.CLEAR_RESTEER_CYCLES. Related metrics: tma_bottleneck_mispredictions, tma_branch_mispredicts, tma_info_bad_spec_branch_misprediction_cost",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (the legacy decode pipeline)",
	+ "MetricExpr": "(cpu_core@IDQ.MITE_CYCLES_ANY@ - cpu_core@IDQ.MITE_CYCLES_OK@) / tma_info_core_core_clks / 2",
	+ "MetricGroup": "DSBmiss;FetchBW;TopdownL3;tma_L3_group;tma_fetch_bandwidth_group",
	+ "MetricName": "tma_mite",
	+ "MetricThreshold": "tma_mite > 0.1 & tma_fetch_bandwidth > 0.2",
	+ "PublicDescription": "This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (the legacy decode pipeline). This pipeline is used for code that was not pre-cached in the DSB or LSD. For example; inefficiencies due to asymmetric decoders; use of long immediate or LCP can manifest as MITE fetch bandwidth bottleneck. Sample with: FRONTEND_RETIRED.ANY_DSB_MISS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates penalty in terms of percentage of([SKL+] injected blend uops out of all Uops Issued -- the Count Domain; [ADL+] cycles)",
	+ "MetricExpr": "160 * cpu_core@ASSISTS.SSE_AVX_MIX@ / tma_info_thread_clks",
	+ "MetricGroup": "TopdownL5;tma_L5_group;tma_issueMV;tma_ports_utilized_0_group",
	+ "MetricName": "tma_mixing_vectors",
	+ "MetricThreshold": "tma_mixing_vectors > 0.05",
	+ "PublicDescription": "This metric estimates penalty in terms of percentage of([SKL+] injected blend uops out of all Uops Issued -- the Count Domain; [ADL+] cycles). Usually a Mixing_Vectors over 5% is worth investigating. Read more in Appendix B1 of the Optimizations Guide for this topic. Related metrics: tma_ms_switches",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents Core fraction of cycles in which CPU was likely limited due to the Microcode Sequencer (MS) unit - see Microcode_Sequencer node for details.",
	+ "MetricExpr": "max(cpu_core@IDQ.MS_CYCLES_ANY@, cpu_core@UOPS_RETIRED.MS\\,cmask\\=1@ / (cpu_core@UOPS_RETIRED.SLOTS@ / cpu_core@UOPS_ISSUED.ANY@)) / tma_info_core_core_clks / 2.4",
	+ "MetricGroup": "MicroSeq;TopdownL3;tma_L3_group;tma_fetch_bandwidth_group",
	+ "MetricName": "tma_ms",
	+ "MetricThreshold": "tma_ms > 0.05 & tma_fetch_bandwidth > 0.2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)",
	+ "MetricExpr": "3 * cpu_core@UOPS_RETIRED.MS\\,cmask\\=1\\,edge@ / (cpu_core@UOPS_RETIRED.SLOTS@ / cpu_core@UOPS_ISSUED.ANY@) / tma_info_thread_clks",
	+ "MetricGroup": "FetchLat;MicroSeq;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueMC;tma_issueMS;tma_issueMV;tma_issueSO",
	+ "MetricName": "tma_ms_switches",
	+ "MetricThreshold": "tma_ms_switches > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)",
	+ "PublicDescription": "This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB (decoded i-cache) or MITE (legacy instruction decode) pipelines. Certain operations cannot be handled natively by the execution pipeline; and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uop flows required by CISC instructions like CPUID; or uncommon conditions like Floating Point Assists when dealing with Denormals. Sample with: FRONTEND_RETIRED.MS_FLOWS. Related metrics: tma_bottleneck_irregular_overhead, tma_clears_resteers, tma_l1_bound, tma_machine_clears, tma_microcode_sequencer, tma_mixing_vectors, tma_serializing_operation",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots where the CPU was retiring branch instructions that were not fused",
	+ "MetricExpr": "tma_light_operations * (cpu_core@BR_INST_RETIRED.ALL_BRANCHES@ - cpu_core@INST_RETIRED.MACRO_FUSED@) / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "Branches;BvBO;Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group",
	+ "MetricName": "tma_non_fused_branches",
	+ "MetricThreshold": "tma_non_fused_branches > 0.1 & tma_light_operations > 0.6",
	+ "PublicDescription": "This metric represents fraction of slots where the CPU was retiring branch instructions that were not fused. Non-conditional branches like direct JMP or CALL would count here. Can be used to examine fusible conditional jumps that were not fused.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots where the CPU was retiring NOP (no op) instructions",
	+ "MetricExpr": "tma_light_operations * cpu_core@INST_RETIRED.NOP@ / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "BvBO;Pipeline;TopdownL4;tma_L4_group;tma_other_light_ops_group",
	+ "MetricName": "tma_nop_instructions",
	+ "MetricThreshold": "tma_nop_instructions > 0.1 & (tma_other_light_ops > 0.3 & tma_light_operations > 0.6)",
	+ "PublicDescription": "This metric represents fraction of slots where the CPU was retiring NOP (no op) instructions. Compilers often use NOPs for certain address alignments - e.g. start address of a function or loop body. Sample with: INST_RETIRED.NOP",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents the remaining light uops fraction the CPU has executed - remaining means not covered by other sibling nodes",
	+ "MetricConstraint": "NO_GROUP_EVENTS",
	+ "MetricExpr": "max(0, tma_light_operations - (tma_fp_arith + tma_int_operations + tma_memory_operations + tma_fused_instructions + tma_non_fused_branches))",
	+ "MetricGroup": "Pipeline;TopdownL3;tma_L3_group;tma_light_operations_group",
	+ "MetricName": "tma_other_light_ops",
	+ "MetricThreshold": "tma_other_light_ops > 0.3 & tma_light_operations > 0.6",
	+ "PublicDescription": "This metric represents the remaining light uops fraction the CPU has executed - remaining means not covered by other sibling nodes. May undercount due to FMA double counting",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of slots the CPU was stalled due to other cases of misprediction (non-retired x86 branches or other types).",
	+ "MetricExpr": "max(tma_branch_mispredicts * (1 - cpu_core@BR_MISP_RETIRED.ALL_BRANCHES@ / (cpu_core@INT_MISC.CLEARS_COUNT@ - cpu_core@MACHINE_CLEARS.COUNT@)), 0.0001)",
	+ "MetricGroup": "BrMispredicts;BvIO;TopdownL3;tma_L3_group;tma_branch_mispredicts_group",
	+ "MetricName": "tma_other_mispredicts",
	+ "MetricThreshold": "tma_other_mispredicts > 0.05 & (tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots the CPU has wasted due to Nukes (Machine Clears) not related to memory ordering.",
	+ "MetricExpr": "max(tma_machine_clears * (1 - cpu_core@MACHINE_CLEARS.MEMORY_ORDERING@ / cpu_core@MACHINE_CLEARS.COUNT@), 0.0001)",
	+ "MetricGroup": "BvIO;Machine_Clears;TopdownL3;tma_L3_group;tma_machine_clears_group",
	+ "MetricName": "tma_other_nukes",
	+ "MetricThreshold": "tma_other_nukes > 0.05 & (tma_machine_clears > 0.1 & tma_bad_speculation > 0.15)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric roughly estimates fraction of slots the CPU retired uops as a result of handing Page Faults",
	+ "MetricExpr": "99 * cpu_core@ASSISTS.PAGE_FAULT@ / tma_info_thread_slots",
	+ "MetricGroup": "TopdownL5;tma_L5_group;tma_assists_group",
	+ "MetricName": "tma_page_faults",
	+ "MetricThreshold": "tma_page_faults > 0.05",
	+ "PublicDescription": "This metric roughly estimates fraction of slots the CPU retired uops as a result of handing Page Faults. A Page Fault may apply on first application access to a memory page. Note operating system handling of page faults accounts for the majority of its cost.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch)",
	+ "MetricExpr": "cpu_core@UOPS_DISPATCHED.PORT_0@ / tma_info_core_core_clks",
	+ "MetricGroup": "Compute;TopdownL6;tma_L6_group;tma_alu_op_utilization_group;tma_issue2P",
	+ "MetricName": "tma_port_0",
	+ "MetricThreshold": "tma_port_0 > 0.6",
	+ "PublicDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch). Sample with: UOPS_DISPATCHED.PORT_0. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution port 1 (ALU)",
	+ "MetricExpr": "cpu_core@UOPS_DISPATCHED.PORT_1@ / tma_info_core_core_clks",
	+ "MetricGroup": "TopdownL6;tma_L6_group;tma_alu_op_utilization_group;tma_issue2P",
	+ "MetricName": "tma_port_1",
	+ "MetricThreshold": "tma_port_1 > 0.6",
	+ "PublicDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution port 1 (ALU). Sample with: UOPS_DISPATCHED.PORT_1. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_5, tma_port_6, tma_ports_utilized_2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution port 6 ([HSW+] Primary Branch and simple ALU)",
	+ "MetricExpr": "cpu_core@UOPS_DISPATCHED.PORT_6@ / tma_info_core_core_clks",
	+ "MetricGroup": "TopdownL6;tma_L6_group;tma_alu_op_utilization_group;tma_issue2P",
	+ "MetricName": "tma_port_6",
	+ "MetricThreshold": "tma_port_6 > 0.6",
	+ "PublicDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution port 6 ([HSW+] Primary Branch and simple ALU). Sample with: UOPS_DISPATCHED.PORT_1. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_ports_utilized_2",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)",
	+ "MetricConstraint": "NO_GROUP_EVENTS_NMI",
	+ "MetricExpr": "((tma_ports_utilized_0 * tma_info_thread_clks + (cpu_core@EXE_ACTIVITY.1_PORTS_UTIL@ + tma_retiring * cpu_core@EXE_ACTIVITY.2_3_PORTS_UTIL@)) / tma_info_thread_clks if cpu_core@ARITH.DIV_ACTIVE@ < cpu_core@CYCLE_ACTIVITY.STALLS_TOTAL@ - cpu_core@EXE_ACTIVITY.BOUND_ON_LOADS@ else (cpu_core@EXE_ACTIVITY.1_PORTS_UTIL@ + tma_retiring * cpu_core@EXE_ACTIVITY.2_3_PORTS_UTIL@) / tma_info_thread_clks)",
	+ "MetricGroup": "PortsUtil;TopdownL3;tma_L3_group;tma_core_bound_group",
	+ "MetricName": "tma_ports_utilization",
	+ "MetricThreshold": "tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)",
	+ "PublicDescription": "This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related). Two distinct categories can be attributed into this metric: (1) heavy data-dependency among contiguous instructions would manifest in this metric - such cases are often referred to as low Instruction Level Parallelism (ILP). (2) Contention on some hardware execution unit other than Divider. For example; when there are too many multiply operations.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles CPU executed no uops on any execution port (Logical Processor cycles since ICL, Physical Core cycles otherwise)",
	+ "MetricConstraint": "NO_THRESHOLD_AND_NMI",
	+ "MetricExpr": "max(cpu_core@EXE_ACTIVITY.EXE_BOUND_0_PORTS@ - cpu_core@RESOURCE_STALLS.SCOREBOARD@, 0) / tma_info_thread_clks",
	+ "MetricGroup": "PortsUtil;TopdownL4;tma_L4_group;tma_ports_utilization_group",
	+ "MetricName": "tma_ports_utilized_0",
	+ "MetricThreshold": "tma_ports_utilized_0 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric represents fraction of cycles CPU executed no uops on any execution port (Logical Processor cycles since ICL, Physical Core cycles otherwise). Long-latency instructions like divides may contribute to this metric.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles where the CPU executed total of 1 uop per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise)",
	+ "MetricConstraint": "NO_THRESHOLD_AND_NMI",
	+ "MetricExpr": "cpu_core@EXE_ACTIVITY.1_PORTS_UTIL@ / tma_info_thread_clks",
	+ "MetricGroup": "PortsUtil;TopdownL4;tma_L4_group;tma_issueL1;tma_ports_utilization_group",
	+ "MetricName": "tma_ports_utilized_1",
	+ "MetricThreshold": "tma_ports_utilized_1 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric represents fraction of cycles where the CPU executed total of 1 uop per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise). This can be due to heavy data-dependency among software instructions; or over oversubscribing a particular hardware resource. In some other cases with high 1_Port_Utilized and L1_Bound; this metric can point to L1 data-cache latency bottleneck that may not necessarily manifest with complete execution starvation (due to the short L1 latency e.g. walking a linked list) - looking at the assembly can be helpful. Sample with: EXE_ACTIVITY.1_PORTS_UTIL. Related metrics: tma_l1_bound",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles CPU executed total of 2 uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise)",
	+ "MetricExpr": "cpu_core@EXE_ACTIVITY.2_PORTS_UTIL@ / tma_info_thread_clks",
	+ "MetricGroup": "PortsUtil;TopdownL4;tma_L4_group;tma_issue2P;tma_ports_utilization_group",
	+ "MetricName": "tma_ports_utilized_2",
	+ "MetricThreshold": "tma_ports_utilized_2 > 0.15 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric represents fraction of cycles CPU executed total of 2 uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise). Loop Vectorization -most compilers feature auto-Vectorization options today- reduces pressure on the execution ports as multiple elements are calculated with same uop. Sample with: EXE_ACTIVITY.2_PORTS_UTIL. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_128b, tma_fp_vector_256b, tma_fp_vector_512b, tma_int_vector_128b, tma_int_vector_256b, tma_port_0, tma_port_1, tma_port_5, tma_port_6",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles CPU executed total of 3 or more uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise)",
	+ "MetricExpr": "cpu_core@UOPS_EXECUTED.CYCLES_GE_3@ / tma_info_thread_clks",
	+ "MetricGroup": "BvCB;PortsUtil;TopdownL4;tma_L4_group;tma_ports_utilization_group",
	+ "MetricName": "tma_ports_utilized_3m",
	+ "MetricThreshold": "tma_ports_utilized_3m > 0.4 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric represents fraction of cycles CPU executed total of 3 or more uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise). Sample with: UOPS_EXECUTED.CYCLES_GE_3",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to retired misprediction by (indirect) RET instructions.",
	+ "MetricExpr": "cpu_core@BR_MISP_RETIRED.RET_COST@ * cpu_core@BR_MISP_RETIRED.RET_COST@R / tma_info_thread_clks",
	+ "MetricGroup": "BrMispredicts;TopdownL3;tma_L3_group;tma_branch_mispredicts_group",
	+ "MetricName": "tma_ret_mispredicts",
	+ "MetricThreshold": "tma_ret_mispredicts > 0.05 & (tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15)",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired",
	+ "DefaultMetricgroupName": "TopdownL1",
	+ "MetricExpr": "cpu_core@topdown\\-retiring@ / (cpu_core@topdown\\-fe\\-bound@ + cpu_core@topdown\\-bad\\-spec@ + cpu_core@topdown\\-retiring@ + cpu_core@topdown\\-be\\-bound@)",
	+ "MetricGroup": "BvUW;Default;TmaL1;TopdownL1;tma_L1_group",
	+ "MetricName": "tma_retiring",
	+ "MetricThreshold": "tma_retiring > 0.7 \| tma_heavy_operations > 0.1",
	+ "MetricgroupNoGroup": "TopdownL1;Default",
	+ "PublicDescription": "This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. Ideally; all pipeline slots would be attributed to the Retiring category. Retiring of 100% would indicate the maximum Pipeline_Width throughput was achieved. Maximizing Retiring typically increases the Instructions-per-cycle (see IPC metric). Note that a high Retiring value does not necessary mean there is no room for more performance. For example; Heavy-operations or Microcode Assists are categorized under Retiring. They often indicate suboptimal performance and can often be optimized or avoided. Sample with: UOPS_RETIRED.SLOTS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU issue-pipeline was stalled due to serializing operations",
	+ "MetricExpr": "cpu_core@RESOURCE_STALLS.SCOREBOARD@ / tma_info_thread_clks + tma_c02_wait",
	+ "MetricGroup": "BvIO;PortsUtil;TopdownL3;tma_L3_group;tma_core_bound_group;tma_issueSO",
	+ "MetricName": "tma_serializing_operation",
	+ "MetricThreshold": "tma_serializing_operation > 0.1 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)",
	+ "PublicDescription": "This metric represents fraction of cycles the CPU issue-pipeline was stalled due to serializing operations. Instructions like CPUID; WRMSR or LFENCE serialize the out-of-order execution which may limit performance. Sample with: RESOURCE_STALLS.SCOREBOARD. Related metrics: tma_ms_switches",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of slots where the CPU was retiring Shuffle operations of 256-bit vector size (FP or Integer)",
	+ "MetricExpr": "tma_light_operations * cpu_core@INT_VEC_RETIRED.SHUFFLES@ / (tma_retiring * tma_info_thread_slots)",
	+ "MetricGroup": "HPC;Pipeline;TopdownL4;tma_L4_group;tma_other_light_ops_group",
	+ "MetricName": "tma_shuffles_256b",
	+ "MetricThreshold": "tma_shuffles_256b > 0.1 & (tma_other_light_ops > 0.3 & tma_light_operations > 0.6)",
	+ "PublicDescription": "This metric represents fraction of slots where the CPU was retiring Shuffle operations of 256-bit vector size (FP or Integer). Shuffles may incur slow cross \"vector lane\" data transfers.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to PAUSE Instructions",
	+ "MetricExpr": "cpu_core@CPU_CLK_UNHALTED.PAUSE@ / tma_info_thread_clks",
	+ "MetricGroup": "TopdownL4;tma_L4_group;tma_serializing_operation_group",
	+ "MetricName": "tma_slow_pause",
	+ "MetricThreshold": "tma_slow_pause > 0.05 & (tma_serializing_operation > 0.1 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to PAUSE Instructions. Sample with: CPU_CLK_UNHALTED.PAUSE_INST",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles handling memory load split accesses - load that cross 64-byte cache line boundary",
	+ "MetricExpr": "cpu_core@MEM_INST_RETIRED.SPLIT_LOADS@ * min(cpu_core@MEM_INST_RETIRED.SPLIT_LOADS@R, tma_info_memory_load_miss_real_latency) / tma_info_thread_clks",
	+ "MetricGroup": "TopdownL4;tma_L4_group;tma_l1_bound_group",
	+ "MetricName": "tma_split_loads",
	+ "MetricThreshold": "tma_split_loads > 0.3",
	+ "PublicDescription": "This metric estimates fraction of cycles handling memory load split accesses - load that cross 64-byte cache line boundary. Sample with: MEM_INST_RETIRED.SPLIT_LOADS_PS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents rate of split store accesses",
	+ "MetricExpr": "cpu_core@MEM_INST_RETIRED.SPLIT_STORES@ * min(cpu_core@MEM_INST_RETIRED.SPLIT_STORES@R, 1) / tma_info_thread_clks",
	+ "MetricGroup": "TopdownL4;tma_L4_group;tma_issueSpSt;tma_store_bound_group",
	+ "MetricName": "tma_split_stores",
	+ "MetricThreshold": "tma_split_stores > 0.2 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric represents rate of split store accesses. Consider aligning your data to the 64-byte cache line granularity. Sample with: MEM_INST_RETIRED.SPLIT_STORES_PS. Related metrics: tma_port_4",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric measures fraction of cycles where the Super Queue (SQ) was full taking into account all request-types and both hardware SMT threads (Logical Processors)",
	+ "MetricExpr": "(cpu_core@XQ.FULL_CYCLES@ + cpu_core@L1D_PEND_MISS.L2_STALLS@) / tma_info_thread_clks",
	+ "MetricGroup": "BvMB;MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_issueBW;tma_l3_bound_group",
	+ "MetricName": "tma_sq_full",
	+ "MetricThreshold": "tma_sq_full > 0.3 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric measures fraction of cycles where the Super Queue (SQ) was full taking into account all request-types and both hardware SMT threads (Logical Processors). Related metrics: tma_bottleneck_data_cache_memory_bandwidth, tma_fb_full, tma_info_system_dram_bw_use, tma_mem_bandwidth",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates how often CPU was stalled due to RFO store memory accesses; RFO store issue a read-for-ownership request before the write",
	+ "MetricExpr": "cpu_core@EXE_ACTIVITY.BOUND_ON_STORES@ / tma_info_thread_clks",
	+ "MetricGroup": "MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group",
	+ "MetricName": "tma_store_bound",
	+ "MetricThreshold": "tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)",
	+ "PublicDescription": "This metric estimates how often CPU was stalled due to RFO store memory accesses; RFO store issue a read-for-ownership request before the write. Even though store accesses do not typically stall out-of-order CPUs; there are few cases where stores can lead to actual stalls. This metric will be flagged should RFO stores be a bottleneck. Sample with: MEM_INST_RETIRED.ALL_STORES_PS",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric roughly estimates fraction of cycles when the memory subsystem had loads blocked since they could not forward data from earlier (in program order) overlapping stores",
	+ "MetricExpr": "13 * cpu_core@LD_BLOCKS.STORE_FORWARD@ / tma_info_thread_clks",
	+ "MetricGroup": "TopdownL4;tma_L4_group;tma_l1_bound_group",
	+ "MetricName": "tma_store_fwd_blk",
	+ "MetricThreshold": "tma_store_fwd_blk > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric roughly estimates fraction of cycles when the memory subsystem had loads blocked since they could not forward data from earlier (in program order) overlapping stores. To streamline memory operations in the pipeline; a load can avoid waiting for memory if a prior in-flight store is writing the data that the load wants to read (store forwarding process). However; in some cases the load may be blocked for a significant time pending the store forward. For example; when the prior store is writing a smaller region than the load is reading.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates fraction of cycles the CPU spent handling L1D store misses",
	+ "MetricExpr": "(cpu_core@MEM_STORE_RETIRED.L2_HIT@ * 10 * (1 - cpu_core@MEM_INST_RETIRED.LOCK_LOADS@ / cpu_core@MEM_INST_RETIRED.ALL_STORES@) + (1 - cpu_core@MEM_INST_RETIRED.LOCK_LOADS@ / cpu_core@MEM_INST_RETIRED.ALL_STORES@) * min(cpu_core@CPU_CLK_UNHALTED.THREAD@, cpu_core@OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO@)) / tma_info_thread_clks",
	+ "MetricGroup": "BvML;LockCont;MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_issueRFO;tma_issueSL;tma_store_bound_group",
	+ "MetricName": "tma_store_latency",
	+ "MetricThreshold": "tma_store_latency > 0.1 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric estimates fraction of cycles the CPU spent handling L1D store misses. Store accesses usually less impact out-of-order core performance; however; holding resources for longer time can lead into undesired implications (e.g. contention on L1D fill-buffer entries - see FB_Full). Related metrics: tma_fb_full, tma_lock_latency",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution port for Store operations",
	+ "MetricExpr": "(cpu_core@UOPS_DISPATCHED.PORT_4_9@ + cpu_core@UOPS_DISPATCHED.PORT_7_8@) / (4 * tma_info_core_core_clks)",
	+ "MetricGroup": "TopdownL5;tma_L5_group;tma_ports_utilized_3m_group",
	+ "MetricName": "tma_store_op_utilization",
	+ "MetricThreshold": "tma_store_op_utilization > 0.6",
	+ "PublicDescription": "This metric represents Core fraction of cycles CPU dispatched uops on execution port for Store operations. Sample with: UOPS_DISPATCHED.PORT_7_8",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric roughly estimates the fraction of cycles where the TLB was missed by store accesses, hitting in the second-level TLB (STLB)",
	+ "MetricExpr": "max(0, tma_dtlb_store - tma_store_stlb_miss)",
	+ "MetricGroup": "MemoryTLB;TopdownL5;tma_L5_group;tma_dtlb_store_group",
	+ "MetricName": "tma_store_stlb_hit",
	+ "MetricThreshold": "tma_store_stlb_hit > 0.05 & (tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles where the STLB was missed by store accesses, performing a hardware page walk",
	+ "MetricExpr": "cpu_core@DTLB_STORE_MISSES.WALK_ACTIVE@ / tma_info_core_core_clks",
	+ "MetricGroup": "MemoryTLB;TopdownL5;tma_L5_group;tma_dtlb_store_group",
	+ "MetricName": "tma_store_stlb_miss",
	+ "MetricThreshold": "tma_store_stlb_miss > 0.05 & (tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles to walk the memory paging structures to cache translation of 1 GB pages for data store accesses.",
	+ "MetricExpr": "tma_store_stlb_miss * cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_1G@ / (cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_4K@ + cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M@ + cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_1G@)",
	+ "MetricGroup": "MemoryTLB;TopdownL6;tma_L6_group;tma_store_stlb_miss_group",
	+ "MetricName": "tma_store_stlb_miss_1g",
	+ "MetricThreshold": "tma_store_stlb_miss_1g > 0.05 & (tma_store_stlb_miss > 0.05 & (tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles to walk the memory paging structures to cache translation of 2 or 4 MB pages for data store accesses.",
	+ "MetricExpr": "tma_store_stlb_miss * cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M@ / (cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_4K@ + cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M@ + cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_1G@)",
	+ "MetricGroup": "MemoryTLB;TopdownL6;tma_L6_group;tma_store_stlb_miss_group",
	+ "MetricName": "tma_store_stlb_miss_2m",
	+ "MetricThreshold": "tma_store_stlb_miss_2m > 0.05 & (tma_store_stlb_miss > 0.05 & (tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates the fraction of cycles to walk the memory paging structures to cache translation of 4 KB pages for data store accesses.",
	+ "MetricExpr": "tma_store_stlb_miss * cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_4K@ / (cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_4K@ + cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M@ + cpu_core@DTLB_STORE_MISSES.WALK_COMPLETED_1G@)",
	+ "MetricGroup": "MemoryTLB;TopdownL6;tma_L6_group;tma_store_stlb_miss_group",
	+ "MetricName": "tma_store_stlb_miss_4k",
	+ "MetricThreshold": "tma_store_stlb_miss_4k > 0.05 & (tma_store_stlb_miss > 0.05 & (tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))))",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric estimates how often CPU was stalled due to Streaming store memory accesses; Streaming store optimize out a read request required by RFO stores",
	+ "MetricExpr": "9 * cpu_core@OCR.STREAMING_WR.ANY_RESPONSE@ / tma_info_thread_clks",
	+ "MetricGroup": "MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_issueSmSt;tma_store_bound_group",
	+ "MetricName": "tma_streaming_stores",
	+ "MetricThreshold": "tma_streaming_stores > 0.2 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))",
	+ "PublicDescription": "This metric estimates how often CPU was stalled due to Streaming store memory accesses; Streaming store optimize out a read request required by RFO stores. Even though store accesses do not typically stall out-of-order CPUs; there are few cases where stores can lead to actual stalls. This metric will be flagged should Streaming stores be a bottleneck. Sample with: OCR.STREAMING_WR.ANY_RESPONSE. Related metrics: tma_fb_full",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric represents fraction of cycles the CPU was stalled due to new branch address clears",
	+ "MetricExpr": "cpu_core@INT_MISC.UNKNOWN_BRANCH_CYCLES@ / tma_info_thread_clks",
	+ "MetricGroup": "BigFootprint;BvBC;FetchLat;TopdownL4;tma_L4_group;tma_branch_resteers_group",
	+ "MetricName": "tma_unknown_branches",
	+ "MetricThreshold": "tma_unknown_branches > 0.05 & (tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15))",
	+ "PublicDescription": "This metric represents fraction of cycles the CPU was stalled due to new branch address clears. These are fetched branches the Branch Prediction Unit was unable to recognize (e.g. first time the branch is fetched or hitting BTB capacity limit) hence called Unknown Branches. Sample with: FRONTEND_RETIRED.UNKNOWN_BRANCH",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This metric serves as an approximation of legacy x87 usage",
	+ "MetricExpr": "tma_retiring * cpu_core@UOPS_EXECUTED.X87@ / cpu_core@UOPS_EXECUTED.THREAD@",
	+ "MetricGroup": "Compute;TopdownL4;tma_L4_group;tma_fp_arith_group",
	+ "MetricName": "tma_x87_use",
	+ "MetricThreshold": "tma_x87_use > 0.1 & (tma_fp_arith > 0.2 & tma_light_operations > 0.6)",
	+ "PublicDescription": "This metric serves as an approximation of legacy x87 usage. It accounts for instructions beyond X87 FP arithmetic operations; hence may be used as a thermometer to avoid X87 high usage and preferably upgrade to modern ISA. See Tip under Tuning Hint.",
	+ "ScaleUnit": "100%",
	+ "Unit": "cpu_core"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/other.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/other.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/other.json
	@@ -0,0 +1,90 @@
	+[
	+ {
	+ "BriefDescription": "Count all other hardware assists or traps that are not necessarily architecturally exposed (through a software handler) beyond FP; SSE-AVX mix and A/D assists who are counted by dedicated sub-events. the event also counts for Machine Ordering count.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc1",
	+ "EventName": "ASSISTS.HARDWARE",
	+ "PublicDescription": "Count all other hardware assists or traps that are not necessarily architecturally exposed (through a software handler) beyond FP; SSE-AVX mix and A/D assists who are counted by dedicated sub-events. This includes, but not limited to, assists at EXE or MEM uop writeback like AVX* load/store/gather/scatter (non-FP GSSE-assist ) , assists generated by ROB like PEBS and RTIT, Uncore trap, RAR (Remote Action Request) and CET (Control flow Enforcement Technology) assists. the event also counts for Machine Ordering count.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "ASSISTS.PAGE_FAULT",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc1",
	+ "EventName": "ASSISTS.PAGE_FAULT",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This event is deprecated. [This event is alias to MISC_RETIRED.LBR_INSERTS]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Deprecated": "1",
	+ "EventCode": "0xe4",
	+ "EventName": "LBR_INSERTS.ANY",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts streaming stores which modify a full 64 byte cacheline that have any type of response.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.FULL_STREAMING_WR.ANY_RESPONSE",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x800000010000",
	+ "PublicDescription": "Counts streaming stores which modify a full 64 byte cacheline that have any type of response. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that have any type of response.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.PARTIAL_STREAMING_WR.ANY_RESPONSE",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x400000010000",
	+ "PublicDescription": "Counts streaming stores which modify only part of a 64 byte cacheline that have any type of response. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts streaming stores that have any type of response.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xB7",
	+ "EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10800",
	+ "PublicDescription": "Counts streaming stores that have any type of response. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts streaming stores that have any type of response.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x2A,0x2B",
	+ "EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
	+ "MSRIndex": "0x1a6,0x1a7",
	+ "MSRValue": "0x10800",
	+ "PublicDescription": "Counts streaming stores that have any type of response. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles the uncore cannot take further requests",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x2d",
	+ "EventName": "XQ.FULL_CYCLES",
	+ "PublicDescription": "number of cycles when the thread is active and the uncore cannot take any further requests (for example prefetches, loads or stores initiated by the Core that miss the L2 cache).",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/pipeline.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/pipeline.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/pipeline.json
	@@ -0,0 +1,2096 @@
	+[
	+ {
	+ "BriefDescription": "Counts the number of cycles when any of the floating point or integer dividers are active.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "ARITH.DIV_ACTIVE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x3",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Cycles when divide unit is busy executing divide or square root operations.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xb0",
	+ "EventName": "ARITH.DIV_ACTIVE",
	+ "PublicDescription": "Counts cycles when divide unit is busy executing divide or square root operations. Accounts for integer and floating-point operations.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x9",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles when any of the integer dividers are active.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xcd",
	+ "EventName": "ARITH.IDIV_ACTIVE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "This event counts the cycles the integer divider is busy.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xb0",
	+ "EventName": "ARITH.IDIV_ACTIVE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of active integer dividers per cycle.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xcd",
	+ "EventName": "ARITH.IDIV_OCCUPANCY",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of integer divider uops executed per cycle.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xcd",
	+ "EventName": "ARITH.IDIV_UOPS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Number of occurrences where a microcode assist is invoked by hardware.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc1",
	+ "EventName": "ASSISTS.ANY",
	+ "PublicDescription": "Counts the number of occurrences where a microcode assist is invoked by hardware. Examples include AD (page Access Dirty), FP and AVX related assists.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1b",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the total number of branch instructions retired for all branch types.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Errata": "MTL012, MTL013",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
	+ "PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP) of the processor is resteered due to a branch instruction and the branch instruction successfully retires. All branch type instructions are accounted for.",
	+ "SampleAfterValue": "200003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "All branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
	+ "PublicDescription": "Counts all branch instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Errata": "MTL013",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.COND",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x7e",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Conditional branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.COND",
	+ "PublicDescription": "Counts conditional branch instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x11",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Not taken branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.COND_NTAKEN",
	+ "PublicDescription": "Counts not taken branch instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.COND_TAKEN",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xfe",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Taken conditional branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.COND_TAKEN",
	+ "PublicDescription": "Counts taken conditional branch instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Errata": "MTL013",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.FAR_BRANCH",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xbf",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Far branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.FAR_BRANCH",
	+ "PublicDescription": "Counts far branch instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x40",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Errata": "MTL013",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.INDIRECT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xeb",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Indirect near branch instructions retired (excluding returns)",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.INDIRECT",
	+ "PublicDescription": "Counts near indirect branch instructions retired excluding returns. TSX abort is an indirect branch. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of near indirect CALL branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Errata": "MTL013",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.INDIRECT_CALL",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xfb",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of near indirect JMP branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.INDIRECT_JMP",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xef",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT_CALL",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Deprecated": "1",
	+ "Errata": "MTL013",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.IND_CALL",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xfb",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of near CALL branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Errata": "MTL012, MTL013",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.NEAR_CALL",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xf9",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Direct and indirect near call instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.NEAR_CALL",
	+ "PublicDescription": "Counts both direct and indirect near call instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of near RET branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.NEAR_RETURN",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xf7",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Return instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.NEAR_RETURN",
	+ "PublicDescription": "Counts return instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of near taken branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Errata": "MTL013",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.NEAR_TAKEN",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xc0",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Taken branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.NEAR_TAKEN",
	+ "PublicDescription": "Counts taken branch instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of near relative CALL branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.REL_CALL",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xfd",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of near relative JMP branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.REL_JMP",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xdf",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of taken branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Errata": "MTL013",
	+ "EventCode": "0xc4",
	+ "EventName": "BR_INST_RETIRED.TAKEN",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
	+ "PublicDescription": "Counts the total number of mispredicted branch instructions retired. All branch type instructions are accounted for. Prediction of the branch target address enables the processor to begin executing instructions before the non-speculative execution path is known. The branch prediction unit (BPU) predicts the target address based on the instruction pointer (IP) of the branch and on the execution path through which execution reached this IP. A branch misprediction occurs when the prediction is wrong, and results in discarding all instructions executed in the speculative path and re-fetching from the correct path.",
	+ "SampleAfterValue": "200003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "All mispredicted branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
	+ "PublicDescription": "Counts all the retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor incorrectly predicts the destination of the branch. When the misprediction is discovered at execution, all the instructions executed in the wrong (speculative) path must be discarded, and the processor must start fetching from the correct path. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "All mispredicted branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.ALL_BRANCHES_COST",
	+ "PublicDescription": "All mispredicted branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x44",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.COND",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x7e",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted conditional branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.COND",
	+ "PublicDescription": "Counts mispredicted conditional branch instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x11",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted conditional branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.COND_COST",
	+ "PublicDescription": "Mispredicted conditional branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x51",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted non-taken conditional branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.COND_NTAKEN",
	+ "PublicDescription": "Counts the number of conditional branch instructions retired that were mispredicted and the branch direction was not taken. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted non-taken conditional branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.COND_NTAKEN_COST",
	+ "PublicDescription": "Mispredicted non-taken conditional branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x50",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.COND_TAKEN",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xfe",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "number of branch instructions retired that were mispredicted and taken.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.COND_TAKEN",
	+ "PublicDescription": "Counts taken conditional mispredicted branch instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted taken conditional branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.COND_TAKEN_COST",
	+ "PublicDescription": "Mispredicted taken conditional branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x41",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.INDIRECT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xeb",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Miss-predicted near indirect branch instructions retired (excluding returns)",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.INDIRECT",
	+ "PublicDescription": "Counts miss-predicted near indirect branch instructions retired excluding returns. TSX abort is an indirect branch. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.INDIRECT_CALL",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xfb",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted indirect CALL retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.INDIRECT_CALL",
	+ "PublicDescription": "Counts retired mispredicted indirect (near taken) CALL instructions, including both register and memory indirect. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted indirect CALL retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.INDIRECT_CALL_COST",
	+ "PublicDescription": "Mispredicted indirect CALL retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x42",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted near indirect branch instructions retired (excluding returns). This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.INDIRECT_COST",
	+ "PublicDescription": "Mispredicted near indirect branch instructions retired (excluding returns). This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch. Available PDIST counters: 0",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0xc0",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of mispredicted near indirect JMP branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.INDIRECT_JMP",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xef",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of mispredicted near taken branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
	+ "PublicDescription": "Counts number of near branch instructions retired that were mispredicted and taken. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted taken near branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.NEAR_TAKEN_COST",
	+ "PublicDescription": "Mispredicted taken near branch instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch. Available PDIST counters: 0",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x60",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This event counts the number of mispredicted ret instructions retired. Non PEBS",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.RET",
	+ "PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts mispredicted return instructions retired. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of mispredicted near RET branch instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.RETURN",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xf7",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Mispredicted ret instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc5",
	+ "EventName": "BR_MISP_RETIRED.RET_COST",
	+ "PublicDescription": "Mispredicted ret instructions retired. This precise event may be used to get the misprediction cost via the Retire_Latency field of PEBS. It fires on the instruction that immediately follows the mispredicted branch. Available PDIST counters: 0",
	+ "SampleAfterValue": "100007",
	+ "UMask": "0x48",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Core clocks when the thread is in the C0.1 light-weight slower wakeup time but more power saving optimized state.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xec",
	+ "EventName": "CPU_CLK_UNHALTED.C01",
	+ "PublicDescription": "Counts core clocks when the thread is in the C0.1 light-weight slower wakeup time but more power saving optimized state. This state can be entered via the TPAUSE or UMWAIT instructions.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Core clocks when the thread is in the C0.2 light-weight faster wakeup time but less power saving optimized state.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xec",
	+ "EventName": "CPU_CLK_UNHALTED.C02",
	+ "PublicDescription": "Counts core clocks when the thread is in the C0.2 light-weight faster wakeup time but less power saving optimized state. This state can be entered via the TPAUSE or UMWAIT instructions.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Core clocks when the thread is in the C0.1 or C0.2 or running a PAUSE in C0 ACPI state.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xec",
	+ "EventName": "CPU_CLK_UNHALTED.C0_WAIT",
	+ "PublicDescription": "Counts core clocks when the thread is in the C0.1 or C0.2 power saving optimized states (TPAUSE or UMWAIT instructions) or running the PAUSE instruction.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x70",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.THREAD]",
	+ "Counter": "Fixed counter 1",
	+ "EventName": "CPU_CLK_UNHALTED.CORE",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.THREAD_P]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x3c",
	+ "EventName": "CPU_CLK_UNHALTED.CORE_P",
	+ "SampleAfterValue": "2000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Cycle counts are evenly distributed between active threads in the Core.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xec",
	+ "EventName": "CPU_CLK_UNHALTED.DISTRIBUTED",
	+ "PublicDescription": "This event distributes cycle counts between active hyperthreads, i.e., those in C0. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If all other hyperthreads are inactive (or disabled or do not exist), all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Core crystal clock cycles when this thread is unhalted and the other thread is halted.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x3c",
	+ "EventName": "CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE",
	+ "PublicDescription": "Counts Core crystal clock cycles when current thread is unhalted and the other thread is halted.",
	+ "SampleAfterValue": "25003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "CPU_CLK_UNHALTED.PAUSE",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xec",
	+ "EventName": "CPU_CLK_UNHALTED.PAUSE",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "CPU_CLK_UNHALTED.PAUSE_INST",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EdgeDetect": "1",
	+ "EventCode": "0xec",
	+ "EventName": "CPU_CLK_UNHALTED.PAUSE_INST",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Core crystal clock cycles. Cycle counts are evenly distributed between active threads in the Core.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x3c",
	+ "EventName": "CPU_CLK_UNHALTED.REF_DISTRIBUTED",
	+ "PublicDescription": "This event distributes Core crystal clock cycle counts between active hyperthreads, i.e., those in C0 sleep-state. A hyperthread becomes inactive when it executes the HLT or MWAIT instructions. If one thread is active in a core, all counts are attributed to this hyperthread. To obtain the full count when the Core is active, sum the counts from each hyperthread.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles.",
	+ "Counter": "Fixed counter 2",
	+ "EventName": "CPU_CLK_UNHALTED.REF_TSC",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x3",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Reference cycles when the core is not in halt state.",
	+ "Counter": "Fixed counter 2",
	+ "EventName": "CPU_CLK_UNHALTED.REF_TSC",
	+ "PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x3c",
	+ "EventName": "CPU_CLK_UNHALTED.REF_TSC_P",
	+ "PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is not affected by core frequency changes and increments at a fixed frequency that is also used for the Time Stamp Counter (TSC). This event uses a programmable general purpose performance counter.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Reference cycles when the core is not in halt state.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x3c",
	+ "EventName": "CPU_CLK_UNHALTED.REF_TSC_P",
	+ "PublicDescription": "Counts the number of reference cycles when the core is not in a halt state. The core enters the halt state when it is running the HLT instruction or the MWAIT instruction. This event is not affected by core frequency changes (for example, P states, TM2 transitions) but has the same incrementing frequency as the time stamp counter. This event can approximate elapsed time while the core was not in a halt state. It is counted on a dedicated fixed counter, leaving the four (eight when Hyperthreading is disabled) programmable counters available for other events. Note: On all current platforms this event stops counting during 'throttling (TM)' states duty off periods the processor is 'halted'. The counter update is done at a lower clock rate then the core clock the overflow status bit for this counter may appear 'sticky'. After the counter has overflowed and software clears the overflow status bit and resets the counter to less than MAX. The reset value to the counter is not clocked immediately so the overflow status bit will flip 'high (1)' and generate another PMI (if enabled) after which the reset value gets clocked into the counter. Therefore, software will get the interrupt, read the overflow status bit '1 for bit 34 while the counter value is less than MAX. Software should ignore this case.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles. [This event is alias to CPU_CLK_UNHALTED.CORE]",
	+ "Counter": "Fixed counter 1",
	+ "EventName": "CPU_CLK_UNHALTED.THREAD",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Core cycles when the thread is not in halt state",
	+ "Counter": "Fixed counter 1",
	+ "EventName": "CPU_CLK_UNHALTED.THREAD",
	+ "PublicDescription": "Counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter, leaving the eight programmable counters available for other events.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of unhalted core clock cycles [This event is alias to CPU_CLK_UNHALTED.CORE_P]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x3c",
	+ "EventName": "CPU_CLK_UNHALTED.THREAD_P",
	+ "SampleAfterValue": "2000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Thread cycles when thread is not in halt state",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x3c",
	+ "EventName": "CPU_CLK_UNHALTED.THREAD_P",
	+ "PublicDescription": "This is an architectural event that counts the number of thread cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. The core frequency may change from time to time due to power or thermal throttling. For this reason, this event may have a changing ratio with regards to wall clock time.",
	+ "SampleAfterValue": "2000003",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles while L1 cache miss demand load is outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "8",
	+ "EventCode": "0xa3",
	+ "EventName": "CYCLE_ACTIVITY.CYCLES_L1D_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles while L2 cache miss demand load is outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0xa3",
	+ "EventName": "CYCLE_ACTIVITY.CYCLES_L2_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles while memory subsystem has an outstanding load.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "16",
	+ "EventCode": "0xa3",
	+ "EventName": "CYCLE_ACTIVITY.CYCLES_MEM_ANY",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Execution stalls while L1 cache miss demand load is outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "12",
	+ "EventCode": "0xa3",
	+ "EventName": "CYCLE_ACTIVITY.STALLS_L1D_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xc",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Execution stalls while L2 cache miss demand load is outstanding.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "5",
	+ "EventCode": "0xa3",
	+ "EventName": "CYCLE_ACTIVITY.STALLS_L2_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x5",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Total execution stalls.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "4",
	+ "EventCode": "0xa3",
	+ "EventName": "CYCLE_ACTIVITY.STALLS_TOTAL",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles total of 1 uop is executed on all ports and Reservation Station was not empty.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa6",
	+ "EventName": "EXE_ACTIVITY.1_PORTS_UTIL",
	+ "PublicDescription": "Counts cycles during which a total of 1 uop was executed on all ports and Reservation Station (RS) was not empty.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles total of 2 or 3 uops are executed on all ports and Reservation Station (RS) was not empty.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa6",
	+ "EventName": "EXE_ACTIVITY.2_3_PORTS_UTIL",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0xc",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles total of 2 uops are executed on all ports and Reservation Station was not empty.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa6",
	+ "EventName": "EXE_ACTIVITY.2_PORTS_UTIL",
	+ "PublicDescription": "Counts cycles during which a total of 2 uops were executed on all ports and Reservation Station (RS) was not empty.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station was not empty.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa6",
	+ "EventName": "EXE_ACTIVITY.3_PORTS_UTIL",
	+ "PublicDescription": "Cycles total of 3 uops are executed on all ports and Reservation Station (RS) was not empty.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station was not empty.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa6",
	+ "EventName": "EXE_ACTIVITY.4_PORTS_UTIL",
	+ "PublicDescription": "Cycles total of 4 uops are executed on all ports and Reservation Station (RS) was not empty.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Execution stalls while memory subsystem has an outstanding load.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "5",
	+ "EventCode": "0xa6",
	+ "EventName": "EXE_ACTIVITY.BOUND_ON_LOADS",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x21",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles where the Store Buffer was full and no loads caused an execution stall.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "2",
	+ "EventCode": "0xa6",
	+ "EventName": "EXE_ACTIVITY.BOUND_ON_STORES",
	+ "PublicDescription": "Counts cycles where the Store Buffer was full and no loads caused an execution stall.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles no uop executed while RS was not empty, the SB was not full and there was no outstanding load.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa6",
	+ "EventName": "EXE_ACTIVITY.EXE_BOUND_0_PORTS",
	+ "PublicDescription": "Number of cycles total of 0 uops executed on all ports, Reservation Station (RS) was not empty, the Store Buffer (SB) was not full and there was no outstanding load.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Instruction decoders utilized in a cycle",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x75",
	+ "EventName": "INST_DECODED.DECODERS",
	+ "PublicDescription": "Number of decoders utilized in a cycle when the MITE (legacy decode pipeline) fetches instructions.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Fixed Counter: Counts the number of instructions retired.",
	+ "Counter": "Fixed counter 0",
	+ "EventName": "INST_RETIRED.ANY",
	+ "PublicDescription": "Fixed Counter: Counts the number of instructions retired. Available PDIST counters: 32",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Number of instructions retired. Fixed Counter - architectural event",
	+ "Counter": "Fixed counter 0",
	+ "EventName": "INST_RETIRED.ANY",
	+ "PublicDescription": "Counts the number of X86 instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter. Available PDIST counters: 32",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of instructions retired",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc0",
	+ "EventName": "INST_RETIRED.ANY_P",
	+ "SampleAfterValue": "2000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Number of instructions retired. General Counter - architectural event",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc0",
	+ "EventName": "INST_RETIRED.ANY_P",
	+ "PublicDescription": "Counts the number of X86 instructions retired - an Architectural PerfMon event. Counting continues during hardware interrupts, traps, and inside interrupt handlers. Notes: INST_RETIRED.ANY is counted by a designated fixed counter freeing up programmable counters to count other events. INST_RETIRED.ANY_P is counted by a programmable counter.",
	+ "SampleAfterValue": "2000003",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "INST_RETIRED.MACRO_FUSED",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc0",
	+ "EventName": "INST_RETIRED.MACRO_FUSED",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired NOP instructions.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc0",
	+ "EventName": "INST_RETIRED.NOP",
	+ "PublicDescription": "Counts all retired NOP or ENDBR32/64 or PREFETCHIT0/1 instructions",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Precise instruction retired with PEBS precise-distribution",
	+ "Counter": "Fixed counter 0",
	+ "EventName": "INST_RETIRED.PREC_DIST",
	+ "PublicDescription": "A version of INST_RETIRED that allows for a precise distribution of samples across instructions retired. It utilizes the Precise Distribution of Instructions Retired (PDIR++) feature to fix bias in how retired instructions get sampled. Use on Fixed Counter 0. Available PDIST counters: 32",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Iterations of Repeat string retired instructions.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc0",
	+ "EventName": "INST_RETIRED.REP_ITERATION",
	+ "PublicDescription": "Number of iterations of Repeat (REP) string retired instructions such as MOVS, CMPS, and SCAS. Each has a byte, word, and doubleword version and string instructions can be repeated using a repetition prefix, REP, that allows their architectural execution to be repeated a number of times as specified by the RCX register. Note the number of iterations is implementation-dependent.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Clears speculative count",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EdgeDetect": "1",
	+ "EventCode": "0xad",
	+ "EventName": "INT_MISC.CLEARS_COUNT",
	+ "PublicDescription": "Counts the number of speculative clears due to any type of branch misprediction or machine clears",
	+ "SampleAfterValue": "500009",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xad",
	+ "EventName": "INT_MISC.CLEAR_RESTEER_CYCLES",
	+ "PublicDescription": "Cycles after recovery from a branch misprediction or machine clear till the first uop is issued from the resteered path.",
	+ "SampleAfterValue": "500009",
	+ "UMask": "0x80",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Core cycles the allocator was stalled due to recovery from earlier clear event for this thread",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xad",
	+ "EventName": "INT_MISC.RECOVERY_CYCLES",
	+ "PublicDescription": "Counts core cycles when the Resource allocator was stalled due to recovery from an earlier branch misprediction or machine clear event.",
	+ "SampleAfterValue": "500009",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Bubble cycles of BAClear (Unknown Branch).",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xad",
	+ "EventName": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x7",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "TMA slots where uops got dropped",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xad",
	+ "EventName": "INT_MISC.UOP_DROPPING",
	+ "PublicDescription": "Estimated number of Top-down Microarchitecture Analysis slots that got dropped due to non front-end reasons",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on all Integer ports.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "INT_UOPS_EXECUTED.ALL",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xff",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on a load port.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "INT_UOPS_EXECUTED.LD",
	+ "PublicDescription": "Counts the number of uops executed on a load port. This event counts for integer uops even if the destination is FP/vector",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on integer port 0.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "INT_UOPS_EXECUTED.P0",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on integer port 1.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "INT_UOPS_EXECUTED.P1",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on integer port 2.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "INT_UOPS_EXECUTED.P2",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on integer port 3.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "INT_UOPS_EXECUTED.P3",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on integer port 0,1, 2, 3.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "INT_UOPS_EXECUTED.PRIMARY",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x78",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on a Store address port.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "INT_UOPS_EXECUTED.STA",
	+ "PublicDescription": "Counts the number of uops executed on a Store address port. This event counts integer uops even if the data source is FP/vector",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops executed on an integer store data and jump port.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb3",
	+ "EventName": "INT_UOPS_EXECUTED.STD_JMP",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "INT_VEC_RETIRED.128BIT",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe7",
	+ "EventName": "INT_VEC_RETIRED.128BIT",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x13",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "INT_VEC_RETIRED.256BIT",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe7",
	+ "EventName": "INT_VEC_RETIRED.256BIT",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xac",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "integer ADD, SUB, SAD 128-bit vector instructions.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe7",
	+ "EventName": "INT_VEC_RETIRED.ADD_128",
	+ "PublicDescription": "Number of retired integer ADD/SUB (regular or horizontal), SAD 128-bit vector instructions.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x3",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "integer ADD, SUB, SAD 256-bit vector instructions.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe7",
	+ "EventName": "INT_VEC_RETIRED.ADD_256",
	+ "PublicDescription": "Number of retired integer ADD/SUB (regular or horizontal), SAD 256-bit vector instructions.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xc",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "INT_VEC_RETIRED.MUL_256",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe7",
	+ "EventName": "INT_VEC_RETIRED.MUL_256",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "INT_VEC_RETIRED.SHUFFLES",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe7",
	+ "EventName": "INT_VEC_RETIRED.SHUFFLES",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "INT_VEC_RETIRED.VNNI_128",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe7",
	+ "EventName": "INT_VEC_RETIRED.VNNI_128",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "INT_VEC_RETIRED.VNNI_256",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe7",
	+ "EventName": "INT_VEC_RETIRED.VNNI_256",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x03",
	+ "EventName": "LD_BLOCKS.ADDRESS_ALIAS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "False dependencies in MOB due to partial compare on address.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x03",
	+ "EventName": "LD_BLOCKS.ADDRESS_ALIAS",
	+ "PublicDescription": "Counts the number of times a load got blocked due to false dependencies in MOB due to partial compare on address.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x03",
	+ "EventName": "LD_BLOCKS.DATA_UNKNOWN",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "The number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x03",
	+ "EventName": "LD_BLOCKS.NO_SR",
	+ "PublicDescription": "Counts the number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x88",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retired loads that are blocked because its address partially overlapped with an older store.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x03",
	+ "EventName": "LD_BLOCKS.STORE_FORWARD",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Loads blocked due to overlapping with a preceding store that cannot be forwarded.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x03",
	+ "EventName": "LD_BLOCKS.STORE_FORWARD",
	+ "PublicDescription": "Counts the number of times where store forwarding was prevented for a load operation. The most common case is a load blocked due to the address of memory access (partially) overlapping with a preceding uncompleted store. Note: See the table of not supported store forwards in the Optimization Guide.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x82",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of demand load dispatches that hit L1D fill buffer (FB) allocated for software prefetch.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x4c",
	+ "EventName": "LOAD_HIT_PREFETCH.SWPF",
	+ "PublicDescription": "Counts all software-prefetch load dispatches that hit the fill buffer (FB) allocated for the software prefetch. It can also be incremented by some lock instructions. So it should only be used with profiling so that the locks can be excluded by ASM (Assembly File) inspection of the nearby instructions.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles Uops delivered by the LSD, but didn't come from the decoder.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xa8",
	+ "EventName": "LSD.CYCLES_ACTIVE",
	+ "PublicDescription": "Counts the cycles when at least one uop is delivered by the LSD (Loop-stream detector).",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles optimal number of Uops delivered by the LSD, but did not come from the decoder.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "6",
	+ "EventCode": "0xa8",
	+ "EventName": "LSD.CYCLES_OK",
	+ "PublicDescription": "Counts the cycles when optimal number of uops is delivered by the LSD (Loop-stream detector).",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of Uops delivered by the LSD.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa8",
	+ "EventName": "LSD.UOPS",
	+ "PublicDescription": "Counts the number of uops delivered to the back-end by the LSD(Loop Stream Detector).",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the total number of machine clears for any reason including, but not limited to, memory ordering, memory disambiguation, SMC, and FP assist.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.ANY",
	+ "SampleAfterValue": "20003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Number of machine clears (nukes) of any type.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EdgeDetect": "1",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.COUNT",
	+ "PublicDescription": "Counts the number of machine clears (nukes) of any type.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.DISAMBIGUATION",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of machine clears that flush the pipeline and restart the machine without the use of microcode.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.FAST",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of virtual traps taken.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.FPC_VIRTUAL_TRAP",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of machines clears due to memory renaming.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.MRN_NUKE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of machine clears due to a page fault. Counts both I-Side and D-Side (Loads/Stores) page faults. A page fault occurs when either the page is not present, or an access violation occurs.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.PAGE_FAULT",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "This event is deprecated.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Deprecated": "1",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.SLOW",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x6f",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.SMC",
	+ "SampleAfterValue": "20003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Self-modifying code (SMC) detected.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc3",
	+ "EventName": "MACHINE_CLEARS.SMC",
	+ "PublicDescription": "Counts self-modifying code (SMC) detected, which causes a machine clear.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "LFENCE instructions retired",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe0",
	+ "EventName": "MISC2_RETIRED.LFENCE",
	+ "PublicDescription": "number of LFENCE retired instructions",
	+ "SampleAfterValue": "400009",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of Last Branch Record (LBR) entries. Requires LBRs to be enabled and configured in IA32_LBR_CTL. [This event is alias to LBR_INSERTS.ANY]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe4",
	+ "EventName": "MISC_RETIRED.LBR_INSERTS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Increments whenever there is an update to the LBR array.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xcc",
	+ "EventName": "MISC_RETIRED.LBR_INSERTS",
	+ "PublicDescription": "Increments when an entry is added to the Last Branch Record (LBR) array (or removed from the array in case of RETURNs in call stack mode). The event requires LBR enable via IA32_DEBUGCTL MSR and branch type selection via MSR_LBR_SELECT.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of CLFLUSH, CLWB, and CLDEMOTE instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe0",
	+ "EventName": "MISC_RETIRED1.CL_INST",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0xff",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of LFENCE instructions retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe0",
	+ "EventName": "MISC_RETIRED1.LFENCE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of accesses to KeyLocker cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe1",
	+ "EventName": "MISC_RETIRED2.KEYLOCKER_ACCESS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of misses to KeyLocker cache.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xe1",
	+ "EventName": "MISC_RETIRED2.KEYLOCKER_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x11",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Cycles stalled due to no store buffers available. (not including draining form sync).",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa2",
	+ "EventName": "RESOURCE_STALLS.SB",
	+ "PublicDescription": "Counts allocation stall cycles caused by the store buffer (SB) being full. This counts cycles that the pipeline back-end blocked uop delivery from the front-end.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts cycles where the pipeline is stalled due to serializing operations.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa2",
	+ "EventName": "RESOURCE_STALLS.SCOREBOARD",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when Reservation Station (RS) is empty for the thread.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa5",
	+ "EventName": "RS.EMPTY",
	+ "PublicDescription": "Counts cycles during which the reservation station (RS) is empty for this logical processor. This is usually caused when the front-end pipeline runs into starvation periods (e.g. branch mispredictions or i-cache misses)",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x7",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts end of periods where the Reservation Station (RS) was empty.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EdgeDetect": "1",
	+ "EventCode": "0xa5",
	+ "EventName": "RS.EMPTY_COUNT",
	+ "Invert": "1",
	+ "PublicDescription": "Counts end of periods where the Reservation Station (RS) was empty. Could be useful to closely sample on front-end latency issues (see the FRONTEND_RETIRED event of designated precise events)",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x7",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when RS was empty and a resource allocation stall is asserted",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa5",
	+ "EventName": "RS.EMPTY_RESOURCE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots in a UMWAIT or TPAUSE instruction where no uop issues due to the instruction putting the CPU into the C0.1 activity state.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x75",
	+ "EventName": "SERIALIZATION.C01_MS_SCB",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number issue slots not consumed due to a color request for an FCW or MXCSR control register when all 4 colors (copies) are already in use.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x75",
	+ "EventName": "SERIALIZATION.COLOR_STALLS",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots not consumed by the backend due to a micro-sequencer (MS) scoreboard, which stalls the front-end from issuing from the UROM until a specified older uop retires.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x75",
	+ "EventName": "SERIALIZATION.NON_C01_MS_SCB",
	+ "PublicDescription": "Counts the number of issue slots not consumed by the backend due to a micro-sequencer (MS) scoreboard, which stalls the front-end from issuing from the UROM until a specified older uop retires. The most commonly executed instruction with an MS scoreboard is PAUSE.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "This event counts a subset of the Topdown Slots event that were not consumed by the back-end pipeline due to lack of back-end resources, as a result of memory subsystem delays, execution units limitations, or other conditions.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa4",
	+ "EventName": "TOPDOWN.BACKEND_BOUND_SLOTS",
	+ "PublicDescription": "This event counts a subset of the Topdown Slots event that were not consumed by the back-end pipeline due to lack of back-end resources, as a result of memory subsystem delays, execution units limitations, or other conditions. The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core, in processors that support Intel Hyper-Threading Technology. Software can use this event as the numerator for the Backend Bound metric (or top-level category) of the Top-down Microarchitecture Analysis method.",
	+ "SampleAfterValue": "10000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "TMA slots wasted due to incorrect speculations.",
	+ "Counter": "0",
	+ "EventCode": "0xa4",
	+ "EventName": "TOPDOWN.BAD_SPEC_SLOTS",
	+ "PublicDescription": "Number of slots of TMA method that were wasted due to incorrect speculation. It covers all types of control-flow or data-related mis-speculations.",
	+ "SampleAfterValue": "10000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "TMA slots wasted due to incorrect speculation by branch mispredictions",
	+ "Counter": "0",
	+ "EventCode": "0xa4",
	+ "EventName": "TOPDOWN.BR_MISPREDICT_SLOTS",
	+ "PublicDescription": "Number of TMA slots that were wasted due to incorrect speculation by (any type of) branch mispredictions. This event estimates number of speculative operations that were issued but not retired as well as the out-of-order engine recovery past a branch misprediction.",
	+ "SampleAfterValue": "10000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "TOPDOWN.MEMORY_BOUND_SLOTS",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa4",
	+ "EventName": "TOPDOWN.MEMORY_BOUND_SLOTS",
	+ "SampleAfterValue": "10000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "TMA slots available for an unhalted logical processor. Fixed counter - architectural event",
	+ "Counter": "Fixed counter 3",
	+ "EventName": "TOPDOWN.SLOTS",
	+ "PublicDescription": "Number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method (TMA). The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core. Software can use this event as the denominator for the top-level metrics of the TMA method. This architectural event is counted on a designated fixed counter (Fixed Counter 3).",
	+ "SampleAfterValue": "10000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "TMA slots available for an unhalted logical processor. General counter - architectural event",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xa4",
	+ "EventName": "TOPDOWN.SLOTS_P",
	+ "PublicDescription": "Counts the number of available slots for an unhalted logical processor. The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchitecture Analysis method. The count is distributed among unhalted logical processors (hyper-threads) who share the same physical core.",
	+ "SampleAfterValue": "10000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL_P]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x73",
	+ "EventName": "TOPDOWN_BAD_SPECULATION.ALL",
	+ "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL_P]",
	+ "SampleAfterValue": "1000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x73",
	+ "EventName": "TOPDOWN_BAD_SPECULATION.ALL_P",
	+ "PublicDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear. Only issue slots wasted due to fast nukes such as memory ordering nukes are counted. Other nukes are not accounted for. Counts all issue slots blocked during this recovery window, including relevant microcode flows, and while uops are not yet available in the instruction queue (IQ) or until an FE_BOUND event occurs besides OTHER and CISC. Also includes the issue slots that were consumed by the backend but were thrown away because they were younger than the mispredict or machine clear. [This event is alias to TOPDOWN_BAD_SPECULATION.ALL]",
	+ "SampleAfterValue": "1000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Fast Nukes such as Memory Ordering Machine clears and MRN nukes",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x73",
	+ "EventName": "TOPDOWN_BAD_SPECULATION.FASTNUKE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x73",
	+ "EventName": "TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x3",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to Branch Mispredict",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x73",
	+ "EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x73",
	+ "EventName": "TOPDOWN_BAD_SPECULATION.NUKE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls [This event is alias to TOPDOWN_BE_BOUND.ALL_P]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x74",
	+ "EventName": "TOPDOWN_BE_BOUND.ALL",
	+ "SampleAfterValue": "1000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to due to certain allocation restrictions",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x74",
	+ "EventName": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls [This event is alias to TOPDOWN_BE_BOUND.ALL]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x74",
	+ "EventName": "TOPDOWN_BE_BOUND.ALL_P",
	+ "SampleAfterValue": "1000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stall (scheduler not being able to accept another uop). This could be caused by RSV full or load/store buffer block.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x74",
	+ "EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC and FPC RAT stalls - which can be due to the FIQ and IEC reservation station stall (integer, FP and SIMD scheduler not being able to accept another uop. )",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x74",
	+ "EventName": "TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to mrbl stall. A 'marble' refers to a physical register file entry, also known as the physical destination (PDST).",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x74",
	+ "EventName": "TOPDOWN_BE_BOUND.REGISTER",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to ROB full",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x74",
	+ "EventName": "TOPDOWN_BE_BOUND.REORDER_BUFFER",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to iq/jeu scoreboards or ms scb",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x74",
	+ "EventName": "TOPDOWN_BE_BOUND.SERIALIZATION",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls [This event is alias to TOPDOWN_FE_BOUND.ALL_P]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.ALL",
	+ "SampleAfterValue": "1000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls [This event is alias to TOPDOWN_FE_BOUND.ALL]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.ALL_P",
	+ "SampleAfterValue": "1000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BAClear",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.BRANCH_DETECT",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTClear",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.BRANCH_RESTEER",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ms",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.CISC",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stall",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.DECODE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x8d",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.FRONTEND_LATENCY",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x72",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "This event is deprecated. [This event is alias to TOPDOWN_FE_BOUND.ITLB_MISS]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "Deprecated": "1",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.ITLB",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to itlb miss [This event is alias to TOPDOWN_FE_BOUND.ITLB]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.ITLB_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend that do not categorize into any other common frontend stall",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.OTHER",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to predecode wrong",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x71",
	+ "EventName": "TOPDOWN_FE_BOUND.PREDECODE",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of consumed retirement slots. [This event is alias to TOPDOWN_RETIRING.ALL_P]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x72",
	+ "EventName": "TOPDOWN_RETIRING.ALL",
	+ "SampleAfterValue": "1000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of consumed retirement slots. [This event is alias to TOPDOWN_RETIRING.ALL]",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x72",
	+ "EventName": "TOPDOWN_RETIRING.ALL_P",
	+ "SampleAfterValue": "1000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Number of non dec-by-all uops decoded by decoder",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x76",
	+ "EventName": "UOPS_DECODED.DEC0_UOPS",
	+ "PublicDescription": "This event counts the number of not dec-by-all uops decoded by decoder 0.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops executed on port 0",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "UOPS_DISPATCHED.PORT_0",
	+ "PublicDescription": "Number of uops dispatch to execution port 0.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops executed on port 1",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "UOPS_DISPATCHED.PORT_1",
	+ "PublicDescription": "Number of uops dispatch to execution port 1.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops executed on ports 2, 3 and 10",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "UOPS_DISPATCHED.PORT_2_3_10",
	+ "PublicDescription": "Number of uops dispatch to execution ports 2, 3 and 10",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops executed on ports 4 and 9",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "UOPS_DISPATCHED.PORT_4_9",
	+ "PublicDescription": "Number of uops dispatch to execution ports 4 and 9",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops executed on ports 5 and 11",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "UOPS_DISPATCHED.PORT_5_11",
	+ "PublicDescription": "Number of uops dispatch to execution ports 5 and 11",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops executed on port 6",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "UOPS_DISPATCHED.PORT_6",
	+ "PublicDescription": "Number of uops dispatch to execution port 6.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x40",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Uops executed on ports 7 and 8",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb2",
	+ "EventName": "UOPS_DISPATCHED.PORT_7_8",
	+ "PublicDescription": "Number of uops dispatch to execution ports 7 and 8.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x80",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Number of uops executed on the core.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.CORE",
	+ "PublicDescription": "Counts the number of uops executed from any thread.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles at least 1 micro-op is executed from any thread on physical core.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_1",
	+ "PublicDescription": "Counts cycles when at least 1 micro-op is executed from any thread on physical core.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles at least 2 micro-op is executed from any thread on physical core.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "2",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_2",
	+ "PublicDescription": "Counts cycles when at least 2 micro-ops are executed from any thread on physical core.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles at least 3 micro-op is executed from any thread on physical core.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "3",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_3",
	+ "PublicDescription": "Counts cycles when at least 3 micro-ops are executed from any thread on physical core.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles at least 4 micro-op is executed from any thread on physical core.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "4",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.CORE_CYCLES_GE_4",
	+ "PublicDescription": "Counts cycles when at least 4 micro-ops are executed from any thread on physical core.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles where at least 1 uop was executed per-thread",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.CYCLES_GE_1",
	+ "PublicDescription": "Cycles where at least 1 uop was executed per-thread.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles where at least 2 uops were executed per-thread",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "2",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.CYCLES_GE_2",
	+ "PublicDescription": "Cycles where at least 2 uops were executed per-thread.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles where at least 3 uops were executed per-thread",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "3",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.CYCLES_GE_3",
	+ "PublicDescription": "Cycles where at least 3 uops were executed per-thread.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles where at least 4 uops were executed per-thread",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "4",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.CYCLES_GE_4",
	+ "PublicDescription": "Cycles where at least 4 uops were executed per-thread.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts number of cycles no uops were dispatched to be executed on this thread.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.STALLS",
	+ "Invert": "1",
	+ "PublicDescription": "Counts cycles during which no uops were dispatched from the Reservation Station (RS) per thread.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops to be executed per-thread each cycle.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.THREAD",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of x87 uops dispatched.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xb1",
	+ "EventName": "UOPS_EXECUTED.X87",
	+ "PublicDescription": "Counts the number of x87 uops executed.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops issued by the front end every cycle.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x0e",
	+ "EventName": "UOPS_ISSUED.ANY",
	+ "PublicDescription": "Counts the number of uops issued by the front end every cycle. When 4-uops are requested and only 2-uops are delivered, the event counts 2. Uops_issued correlates to the number of ROB entries. If uop takes 2 ROB slots it counts as 2 uops_issued.",
	+ "SampleAfterValue": "1000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Uops that RAT issues to RS",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xae",
	+ "EventName": "UOPS_ISSUED.ANY",
	+ "PublicDescription": "Counts the number of uops that the Resource Allocation Table (RAT) issues to the Reservation Station (RS).",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "UOPS_ISSUED.CYCLES",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xae",
	+ "EventName": "UOPS_ISSUED.CYCLES",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the total number of uops retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc2",
	+ "EventName": "UOPS_RETIRED.ALL",
	+ "SampleAfterValue": "2000003",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Cycles with retired uop(s).",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xc2",
	+ "EventName": "UOPS_RETIRED.CYCLES",
	+ "PublicDescription": "Counts cycles where at least one uop has retired.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Retired uops except the last uop of each instruction.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc2",
	+ "EventName": "UOPS_RETIRED.HEAVY",
	+ "PublicDescription": "Counts the number of retired micro-operations (uops) except the last uop of each instruction. An instruction that is decoded into less than two uops does not contribute to the count.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of integer divide uops retired.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc2",
	+ "EventName": "UOPS_RETIRED.IDIV",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of uops that are from the complex flows issued by the micro-sequencer (MS). This includes uops from flows due to complex instructions, faults, assists, and inserted flows.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc2",
	+ "EventName": "UOPS_RETIRED.MS",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "UOPS_RETIRED.MS",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc2",
	+ "EventName": "UOPS_RETIRED.MS",
	+ "MSRIndex": "0x3F7",
	+ "MSRValue": "0x8",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "This event counts a subset of the Topdown Slots event that are utilized by operations that eventually get retired (committed) by the processor pipeline. Usually, this event positively correlates with higher performance for example, as measured by the instructions-per-cycle metric.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc2",
	+ "EventName": "UOPS_RETIRED.SLOTS",
	+ "PublicDescription": "This event counts a subset of the Topdown Slots event that are utilized by operations that eventually get retired (committed) by the processor pipeline. Usually, this event positively correlates with higher performance for example, as measured by the instructions-per-cycle metric. Software can use this event as the numerator for the Retiring metric (or top-level category) of the Top-down Microarchitecture Analysis method.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles without actually retired uops.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "CounterMask": "1",
	+ "EventCode": "0xc2",
	+ "EventName": "UOPS_RETIRED.STALLS",
	+ "Invert": "1",
	+ "PublicDescription": "This event counts cycles without actually retired uops.",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of x87 uops retired, includes those in ms flows",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0xc2",
	+ "EventName": "UOPS_RETIRED.X87",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-cache.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-cache.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-cache.json
	@@ -0,0 +1,20 @@
	+[
	+ {
	+ "BriefDescription": "Number of all entries allocated. Includes also retries.",
	+ "Counter": "0,1",
	+ "EventCode": "0x35",
	+ "EventName": "UNC_HAC_CBO_TOR_ALLOCATION.ALL",
	+ "PerPkg": "1",
	+ "UMask": "0x8",
	+ "Unit": "HAC_CBO"
	+ },
	+ {
	+ "BriefDescription": "Asserted on coherent DRD + DRdPref allocations into the queue. Cacheable only",
	+ "Counter": "0,1",
	+ "EventCode": "0x35",
	+ "EventName": "UNC_HAC_CBO_TOR_ALLOCATION.DRD",
	+ "PerPkg": "1",
	+ "UMask": "0x1",
	+ "Unit": "HAC_CBO"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-interconnect.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-interconnect.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-interconnect.json
	@@ -0,0 +1,66 @@
	+[
	+ {
	+ "BriefDescription": "Each cycle counts number of coherent reads pending on data return from memory controller that were issued by any core.",
	+ "Counter": "0",
	+ "EventCode": "0x85",
	+ "EventName": "UNC_ARB_DAT_OCCUPANCY.RD",
	+ "PerPkg": "1",
	+ "UMask": "0x2",
	+ "Unit": "ARB"
	+ },
	+ {
	+ "BriefDescription": "Number of entries allocated. Account for Any type: e.g. Snoop, etc.",
	+ "Counter": "0,1",
	+ "EventCode": "0x84",
	+ "EventName": "UNC_HAC_ARB_COH_TRK_REQUESTS.ALL",
	+ "Experimental": "1",
	+ "PerPkg": "1",
	+ "UMask": "0x1",
	+ "Unit": "HAC_ARB"
	+ },
	+ {
	+ "BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches",
	+ "Counter": "0,1",
	+ "EventCode": "0x81",
	+ "EventName": "UNC_HAC_ARB_REQ_TRK_REQUEST.DRD",
	+ "PerPkg": "1",
	+ "UMask": "0x2",
	+ "Unit": "HAC_ARB"
	+ },
	+ {
	+ "BriefDescription": "Number of all CMI transactions",
	+ "Counter": "0,1",
	+ "EventCode": "0x8A",
	+ "EventName": "UNC_HAC_ARB_TRANSACTIONS.ALL",
	+ "PerPkg": "1",
	+ "UMask": "0x1",
	+ "Unit": "HAC_ARB"
	+ },
	+ {
	+ "BriefDescription": "Number of all CMI reads",
	+ "Counter": "0,1",
	+ "EventCode": "0x8A",
	+ "EventName": "UNC_HAC_ARB_TRANSACTIONS.READS",
	+ "PerPkg": "1",
	+ "UMask": "0x2",
	+ "Unit": "HAC_ARB"
	+ },
	+ {
	+ "BriefDescription": "Number of all CMI writes not including Mflush",
	+ "Counter": "0,1",
	+ "EventCode": "0x8A",
	+ "EventName": "UNC_HAC_ARB_TRANSACTIONS.WRITES",
	+ "PerPkg": "1",
	+ "UMask": "0x4",
	+ "Unit": "HAC_ARB"
	+ },
	+ {
	+ "BriefDescription": "Total number of all outgoing entries allocated. Accounts for Coherent and non-coherent traffic.",
	+ "Counter": "0,1",
	+ "EventCode": "0x81",
	+ "EventName": "UNC_HAC_ARB_TRK_REQUESTS.ALL",
	+ "PerPkg": "1",
	+ "UMask": "0x1",
	+ "Unit": "HAC_ARB"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-memory.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-memory.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-memory.json
	@@ -0,0 +1,160 @@
	+[
	+ {
	+ "BriefDescription": "Counts every CAS read command sent from the Memory Controller 0 to DRAM (sum of all channels).",
	+ "Counter": "0",
	+ "EventCode": "0xff",
	+ "EventName": "UNC_MC0_RDCAS_COUNT_FREERUN",
	+ "PerPkg": "1",
	+ "PublicDescription": "Counts every CAS read command sent from the Memory Controller 0 to DRAM (sum of all channels). Each CAS commands can be for 32B or 64B of data.",
	+ "UMask": "0x20",
	+ "Unit": "imc_free_running_0"
	+ },
	+ {
	+ "BriefDescription": "Counts every read and write request entering the Memory Controller 0.",
	+ "Counter": "2",
	+ "EventCode": "0xff",
	+ "EventName": "UNC_MC0_TOTAL_REQCOUNT_FREERUN",
	+ "PerPkg": "1",
	+ "PublicDescription": "Counts every read and write request entering the Memory Controller 0 (sum of all channels). All requests are counted as one, whether they are 32B or 64B Read/Write or partial/full line writes. Some write requests to the same address may merge to a single write command to DRAM. Therefore, the total request count may be higher than total DRAM BW.",
	+ "UMask": "0x10",
	+ "Unit": "imc_free_running_0"
	+ },
	+ {
	+ "BriefDescription": "Counts every CAS write command sent from the Memory Controller 0 to DRAM (sum of all channels).",
	+ "Counter": "1",
	+ "EventCode": "0xff",
	+ "EventName": "UNC_MC0_WRCAS_COUNT_FREERUN",
	+ "PerPkg": "1",
	+ "PublicDescription": "Counts every CAS write command sent from the Memory Controller 0 to DRAM (sum of all channels). Each CAS commands can be for 32B or 64B of data.",
	+ "UMask": "0x30",
	+ "Unit": "imc_free_running_0"
	+ },
	+ {
	+ "BriefDescription": "Counts every CAS read command sent from the Memory Controller 1 to DRAM (sum of all channels).",
	+ "Counter": "3",
	+ "EventCode": "0xff",
	+ "EventName": "UNC_MC1_RDCAS_COUNT_FREERUN",
	+ "PerPkg": "1",
	+ "PublicDescription": "Counts every CAS read command sent from the Memory Controller 1 to DRAM (sum of all channels). Each CAS commands can be for 32B or 64B of data.",
	+ "UMask": "0x20",
	+ "Unit": "imc_free_running_1"
	+ },
	+ {
	+ "BriefDescription": "Counts every read and write request entering the Memory Controller 1.",
	+ "Counter": "5",
	+ "EventCode": "0xff",
	+ "EventName": "UNC_MC1_TOTAL_REQCOUNT_FREERUN",
	+ "PerPkg": "1",
	+ "PublicDescription": "Counts every read and write request entering the Memory Controller 1 (sum of all channels). All requests are counted as one, whether they are 32B or 64B Read/Write or partial/full line writes. Some write requests to the same address may merge to a single write command to DRAM. Therefore, the total request count may be higher than total DRAM BW.",
	+ "UMask": "0x10",
	+ "Unit": "imc_free_running_1"
	+ },
	+ {
	+ "BriefDescription": "Counts every CAS write command sent from the Memory Controller 1 to DRAM (sum of all channels).",
	+ "Counter": "4",
	+ "EventCode": "0xff",
	+ "EventName": "UNC_MC1_WRCAS_COUNT_FREERUN",
	+ "PerPkg": "1",
	+ "PublicDescription": "Counts every CAS write command sent from the Memory Controller 1 to DRAM (sum of all channels). Each CAS commands can be for 32B or 64B of data.",
	+ "UMask": "0x30",
	+ "Unit": "imc_free_running_1"
	+ },
	+ {
	+ "BriefDescription": "ACT command for a read request sent to DRAM",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x24",
	+ "EventName": "UNC_M_ACT_COUNT_RD",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "ACT command sent to DRAM",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x26",
	+ "EventName": "UNC_M_ACT_COUNT_TOTAL",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "ACT command for a write request sent to DRAM",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x25",
	+ "EventName": "UNC_M_ACT_COUNT_WR",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "Read CAS command sent to DRAM",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x22",
	+ "EventName": "UNC_M_CAS_COUNT_RD",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "Write CAS command sent to DRAM",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x23",
	+ "EventName": "UNC_M_CAS_COUNT_WR",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "Any Rank at Hot state",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x19",
	+ "EventName": "UNC_M_DRAM_THERMAL_HOT",
	+ "Experimental": "1",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "Any Rank at Warm state",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x1A",
	+ "EventName": "UNC_M_DRAM_THERMAL_WARM",
	+ "Experimental": "1",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "PRE command sent to DRAM due to page table idle timer expiration",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x28",
	+ "EventName": "UNC_M_PRE_COUNT_IDLE",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "PRE command sent to DRAM for a read/write request",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x27",
	+ "EventName": "UNC_M_PRE_COUNT_PAGE_MISS",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "Number of bytes read from DRAM, in 32B chunks. Counter increments by 1 after receiving 32B chunk data.",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x3A",
	+ "EventName": "UNC_M_RD_DATA",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "Total number of read and write byte transfers to/from DRAM, in 32B chunks. Counter increments by 1 after sending or receiving 32B chunk data.",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x3C",
	+ "EventName": "UNC_M_TOTAL_DATA",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ },
	+ {
	+ "BriefDescription": "Number of bytes written to DRAM, in 32B chunks. Counter increments by 1 after sending 32B chunk data.",
	+ "Counter": "0,1,2,3,4",
	+ "EventCode": "0x3B",
	+ "EventName": "UNC_M_WR_DATA",
	+ "PerPkg": "1",
	+ "Unit": "iMC"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-other.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-other.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/uncore-other.json
	@@ -0,0 +1,10 @@
	+[
	+ {
	+ "BriefDescription": "This 48-bit fixed counter counts the UCLK cycles.",
	+ "Counter": "FIXED",
	+ "EventCode": "0xff",
	+ "EventName": "UNC_CLOCK.SOCKET",
	+ "PerPkg": "1",
	+ "Unit": "CNCU"
	+ }
	+]
	diff --git a/lib/libpmc/pmu-events/arch/x86/meteorlake/virtual-memory.json b/lib/libpmc/pmu-events/arch/x86/meteorlake/virtual-memory.json
	new file mode 100644
	--- /dev/null
	+++ b/lib/libpmc/pmu-events/arch/x86/meteorlake/virtual-memory.json
	@@ -0,0 +1,377 @@
	+[
	+ {
	+ "BriefDescription": "Counts the number of first level TLB misses but second level hits due to a demand load that did not start a page walk. Accounts for all page sizes. Will result in a DTLB write from STLB.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x08",
	+ "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Loads that miss the DTLB and hit the STLB.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x12",
	+ "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
	+ "PublicDescription": "Counts loads that miss the DTLB (Data TLB) and hit the STLB (Second level TLB).",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a demand load.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x12",
	+ "EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE",
	+ "PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a demand load.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks completed due to load DTLB misses.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x08",
	+ "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xe",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (All page sizes)",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x12",
	+ "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
	+ "PublicDescription": "Counts completed page walks (all page sizes) caused by demand data loads. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0xe",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Page walks completed due to a demand data load to a 1G page.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x12",
	+ "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
	+ "PublicDescription": "Counts completed page walks (1G sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 2M or 4M page.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x08",
	+ "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
	+ "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Page walks completed due to a demand data load to a 2M/4M page.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x12",
	+ "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
	+ "PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K page.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x08",
	+ "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
	+ "PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetches) whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Page walks completed due to a demand data load to a 4K page.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x12",
	+ "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
	+ "PublicDescription": "Counts completed page walks (4K sizes) caused by demand data loads. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks outstanding for Loads (demand or SW prefetch) in PMH every cycle.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x08",
	+ "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
	+ "PublicDescription": "Counts the number of page walks outstanding for Loads (demand or SW prefetch) in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Number of page walks outstanding for a demand load in the PMH each cycle.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x12",
	+ "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
	+ "PublicDescription": "Counts the number of page walks outstanding for a demand load in the PMH (Page Miss Handler) each cycle.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of first level TLB misses but second level hits due to stores that did not start a page walk. Accounts for all pages sizes. Will result in a DTLB write from STLB.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x49",
	+ "EventName": "DTLB_STORE_MISSES.STLB_HIT",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Stores that miss the DTLB and hit the STLB.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x13",
	+ "EventName": "DTLB_STORE_MISSES.STLB_HIT",
	+ "PublicDescription": "Counts stores that miss the DTLB (Data TLB) and hit the STLB (2nd Level TLB).",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when at least one PMH is busy with a page walk for a store.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x13",
	+ "EventName": "DTLB_STORE_MISSES.WALK_ACTIVE",
	+ "PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a store.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 1G page.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x49",
	+ "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0xe",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Store misses in all TLB levels causes a page walk that completes. (All page sizes)",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x13",
	+ "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
	+ "PublicDescription": "Counts completed page walks (all page sizes) caused by demand data stores. This implies it missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0xe",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Page walks completed due to a demand data store to a 1G page.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x13",
	+ "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
	+ "PublicDescription": "Counts completed page walks (1G sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x8",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 2M or 4M page.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x49",
	+ "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
	+ "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Page walks completed due to a demand data store to a 2M/4M page.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x13",
	+ "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
	+ "PublicDescription": "Counts completed page walks (2M/4M sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to a 4K page.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x49",
	+ "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
	+ "PublicDescription": "Counts the number of page walks completed due to stores whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Page walks completed due to a demand data store to a 4K page.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x13",
	+ "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
	+ "PublicDescription": "Counts completed page walks (4K sizes) caused by demand data stores. This implies address translations missed in the DTLB and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x49",
	+ "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
	+ "PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) for stores every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Number of page walks outstanding for a store in the PMH each cycle.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x13",
	+ "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
	+ "PublicDescription": "Counts the number of page walks outstanding for a store in the PMH (Page Miss Handler) each cycle.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks initiated by a instruction fetch that missed the first and second level TLBs.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x85",
	+ "EventName": "ITLB_MISSES.MISS_CAUSED_WALK",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x1",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of first level TLB misses but second level hits due to an instruction fetch that did not start a page walk. Account for all pages sizes. Will result in an ITLB write from STLB.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x85",
	+ "EventName": "ITLB_MISSES.STLB_HIT",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Instruction fetch requests that miss the ITLB and hit the STLB.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x11",
	+ "EventName": "ITLB_MISSES.STLB_HIT",
	+ "PublicDescription": "Counts instruction fetch requests that miss the ITLB (Instruction TLB) and hit the STLB (Second-level TLB).",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x20",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Cycles when at least one PMH is busy with a page walk for code (instruction fetch) request.",
	+ "Counter": "0,1,2,3",
	+ "CounterMask": "1",
	+ "EventCode": "0x11",
	+ "EventName": "ITLB_MISSES.WALK_ACTIVE",
	+ "PublicDescription": "Counts cycles when at least one PMH (Page Miss Handler) is busy with a page walk for a code (instruction fetch) request.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x85",
	+ "EventName": "ITLB_MISSES.WALK_COMPLETED",
	+ "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to any page size. Includes page walks that page fault.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0xe",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (All page sizes)",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x11",
	+ "EventName": "ITLB_MISSES.WALK_COMPLETED",
	+ "PublicDescription": "Counts completed page walks (all page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0xe",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 2M or 4M page.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x85",
	+ "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
	+ "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 2M or 4M pages. Includes page walks that page fault.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x11",
	+ "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
	+ "PublicDescription": "Counts completed page walks (2M/4M page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x4",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to a 4K page.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x85",
	+ "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
	+ "PublicDescription": "Counts the number of page walks completed due to instruction fetches whose address translations missed in all Translation Lookaside Buffer (TLB) levels and were mapped to 4K pages. Includes page walks that page fault.",
	+ "SampleAfterValue": "2000003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x11",
	+ "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
	+ "PublicDescription": "Counts completed page walks (4K page sizes) caused by a code fetch. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB. The page walk can end with or without a fault.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x2",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of page walks outstanding for iside in PMH every cycle.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x85",
	+ "EventName": "ITLB_MISSES.WALK_PENDING",
	+ "PublicDescription": "Counts the number of page walks outstanding for iside in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk). Includes EPT-walk intervals. Walks could be counted by edge detecting on this event, but would count restarted suspended walks.",
	+ "SampleAfterValue": "200003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Number of page walks outstanding for an outstanding code request in the PMH each cycle.",
	+ "Counter": "0,1,2,3",
	+ "EventCode": "0x11",
	+ "EventName": "ITLB_MISSES.WALK_PENDING",
	+ "PublicDescription": "Counts the number of page walks outstanding for an outstanding code (instruction fetch) request in the PMH (Page Miss Handler) each cycle.",
	+ "SampleAfterValue": "100003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_core"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a DTLB miss",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.DTLB_MISS",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x10",
	+ "Unit": "cpu_atom"
	+ },
	+ {
	+ "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DTLB miss.",
	+ "Counter": "0,1,2,3,4,5,6,7",
	+ "EventCode": "0x05",
	+ "EventName": "LD_HEAD.DTLB_MISS_AT_RET",
	+ "SampleAfterValue": "1000003",
	+ "UMask": "0x90",
	+ "Unit": "cpu_atom"
	+ }
	+]
	diff --git a/sys/dev/hwpmc/hwpmc_intel.c b/sys/dev/hwpmc/hwpmc_intel.c
	--- a/sys/dev/hwpmc/hwpmc_intel.c
	+++ b/sys/dev/hwpmc/hwpmc_intel.c
	@@ -247,6 +247,12 @@
	cputype = PMC_CPU_INTEL_ATOM_TREMONT;
	nclasses = 3;
	break;
	+ case 0xAA:
	+ case 0xAC:
	+ case 0xB5:
	+ cputype = PMC_CPU_INTEL_METEOR_LAKE;
	+ nclasses = 3;
	+ break;
	case 0xAD:
	case 0xAE:
	cputype = PMC_CPU_INTEL_GRANITE_RAPIDS;
	diff --git a/sys/sys/pmc.h b/sys/sys/pmc.h
	--- a/sys/sys/pmc.h
	+++ b/sys/sys/pmc.h
	@@ -110,6 +110,7 @@
	__PMC_CPU(INTEL_EMERALD_RAPIDS, 0xA0, "Intel Emerald Rapids") \
	__PMC_CPU(INTEL_ALDERLAKEN, 0xA1, "Intel AlderlakeN") \
	__PMC_CPU(INTEL_GRANITE_RAPIDS, 0xA2, "Intel Granite Rapids") \
	+ __PMC_CPU(INTEL_METEOR_LAKE, 0xA3, "Intel Meteorlake") \
	__PMC_CPU(PPC_7450, 0x300, "PowerPC MPC7450") \
	__PMC_CPU(PPC_E500, 0x340, "PowerPC e500 Core") \
	__PMC_CPU(PPC_970, 0x380, "IBM PowerPC 970") \

File Metadata

Mime Type: text/plain
Expires: Sat, Nov 14, 2:17 AM (18 h, 23 m)
Storage Engine: blob
Storage Format: Raw Data
Storage Handle: 41713975
Default Alt Text: D55641.1794622649.diff (494 KB)

D55641.1794622649.diffNo OneTemporaryActions

D55641.1794622649.diffView Options

File Metadata

Event Timeline

D55641.1794622649.diff
No OneTemporary
Actions

D55641.1794622649.diff
View Options