Changeset View
Changeset View
Standalone View
Standalone View
sys/i386/include/xen/synch_bitops.h
| #ifndef __XEN_SYNCH_BITOPS_H__ | #ifndef __XEN_SYNCH_BITOPS_H__ | ||||
| #define __XEN_SYNCH_BITOPS_H__ | #define __XEN_SYNCH_BITOPS_H__ | ||||
| /* | /* | ||||
| * Copyright 1992, Linus Torvalds. | * Copyright 1992, Linus Torvalds. | ||||
| * Heavily modified to provide guaranteed strong synchronisation | * Heavily modified to provide guaranteed strong synchronisation | ||||
| * when communicating with Xen or other guest OSes running on other CPUs. | * when communicating with Xen or other guest OSes running on other CPUs. | ||||
| */ | */ | ||||
| #define ADDR (*(volatile long *) addr) | #define ADDR (*(volatile long *) addr) | ||||
| static __inline__ void synch_set_bit(int nr, volatile void * addr) | static __inline__ void synch_set_bit(u_int nr, volatile void * addr) | ||||
| { | { | ||||
| __asm__ __volatile__ ( | __asm__ __volatile__ ( | ||||
| "lock btsl %1,%0" | "lock btsl %1,%0" | ||||
| : "=m" (ADDR) : "Ir" (nr) : "memory" ); | : "=m" (ADDR) : "Ir" (nr) : "memory" ); | ||||
| } | } | ||||
| static __inline__ void synch_clear_bit(int nr, volatile void * addr) | static __inline__ void synch_clear_bit(u_int nr, volatile void * addr) | ||||
| { | { | ||||
| __asm__ __volatile__ ( | __asm__ __volatile__ ( | ||||
| "lock btrl %1,%0" | "lock btrl %1,%0" | ||||
| : "=m" (ADDR) : "Ir" (nr) : "memory" ); | : "=m" (ADDR) : "Ir" (nr) : "memory" ); | ||||
| } | } | ||||
| static __inline__ void synch_change_bit(int nr, volatile void * addr) | static __inline__ void synch_change_bit(u_int nr, volatile void * addr) | ||||
| { | { | ||||
| __asm__ __volatile__ ( | __asm__ __volatile__ ( | ||||
| "lock btcl %1,%0" | "lock btcl %1,%0" | ||||
| : "=m" (ADDR) : "Ir" (nr) : "memory" ); | : "=m" (ADDR) : "Ir" (nr) : "memory" ); | ||||
| } | } | ||||
| static __inline__ int synch_test_and_set_bit(int nr, volatile void * addr) | static __inline__ int synch_test_and_set_bit(u_int nr, volatile void * addr) | ||||
| { | { | ||||
| int oldbit; | int oldbit; | ||||
| __asm__ __volatile__ ( | __asm__ __volatile__ ( | ||||
| "lock btsl %2,%1\n\tsbbl %0,%0" | "lock btsl %2,%1\n\tsbbl %0,%0" | ||||
| : "=r" (oldbit), "=m" (ADDR) : "Ir" (nr) : "memory"); | : "=r" (oldbit), "=m" (ADDR) : "Ir" (nr) : "memory"); | ||||
| return oldbit; | return oldbit; | ||||
| } | } | ||||
| static __inline__ int synch_test_and_clear_bit(int nr, volatile void * addr) | static __inline__ int synch_test_and_clear_bit(u_int nr, volatile void * addr) | ||||
| { | { | ||||
| int oldbit; | int oldbit; | ||||
| __asm__ __volatile__ ( | __asm__ __volatile__ ( | ||||
| "lock btrl %2,%1\n\tsbbl %0,%0" | "lock btrl %2,%1\n\tsbbl %0,%0" | ||||
| : "=r" (oldbit), "=m" (ADDR) : "Ir" (nr) : "memory"); | : "=r" (oldbit), "=m" (ADDR) : "Ir" (nr) : "memory"); | ||||
| return oldbit; | return oldbit; | ||||
| } | } | ||||
| static __inline__ int synch_test_and_change_bit(int nr, volatile void * addr) | static __inline__ int synch_test_and_change_bit(u_int nr, volatile void * addr) | ||||
| { | { | ||||
| int oldbit; | int oldbit; | ||||
| __asm__ __volatile__ ( | __asm__ __volatile__ ( | ||||
| "lock btcl %2,%1\n\tsbbl %0,%0" | "lock btcl %2,%1\n\tsbbl %0,%0" | ||||
| : "=r" (oldbit), "=m" (ADDR) : "Ir" (nr) : "memory"); | : "=r" (oldbit), "=m" (ADDR) : "Ir" (nr) : "memory"); | ||||
| return oldbit; | return oldbit; | ||||
| } | } | ||||
| ▲ Show 20 Lines • Show All 50 Lines • ▼ Show 20 Lines | __asm__ __volatile__("lock; cmpxchgl %1,%2" | ||||
| "0"(old) | "0"(old) | ||||
| : "memory"); | : "memory"); | ||||
| return prev; | return prev; | ||||
| #endif | #endif | ||||
| } | } | ||||
| return old; | return old; | ||||
| } | } | ||||
| static __inline__ int synch_const_test_bit(int nr, const volatile void * addr) | static __inline__ int synch_const_test_bit(u_int nr, const volatile void * addr) | ||||
| { | { | ||||
| return ((1UL << (nr & 31)) & | return ((1UL << (nr & 31)) & | ||||
| (((const volatile unsigned int *) addr)[nr >> 5])) != 0; | (((const volatile unsigned int *) addr)[nr >> 5])) != 0; | ||||
| } | } | ||||
| static __inline__ int synch_var_test_bit(int nr, volatile void * addr) | static __inline__ int synch_var_test_bit(u_int nr, volatile void * addr) | ||||
| { | { | ||||
| int oldbit; | int oldbit; | ||||
| __asm__ __volatile__ ( | __asm__ __volatile__ ( | ||||
| "btl %2,%1\n\tsbbl %0,%0" | "btl %2,%1\n\tsbbl %0,%0" | ||||
| : "=r" (oldbit) : "m" (ADDR), "Ir" (nr) ); | : "=r" (oldbit) : "m" (ADDR), "Ir" (nr) ); | ||||
| return oldbit; | return oldbit; | ||||
| } | } | ||||
| #define synch_test_bit(nr,addr) \ | #define synch_test_bit(nr,addr) \ | ||||
| (__builtin_constant_p(nr) ? \ | (__builtin_constant_p(nr) ? \ | ||||
| synch_const_test_bit((nr),(addr)) : \ | synch_const_test_bit((nr),(addr)) : \ | ||||
| synch_var_test_bit((nr),(addr))) | synch_var_test_bit((nr),(addr))) | ||||
| #endif /* __XEN_SYNCH_BITOPS_H__ */ | #endif /* __XEN_SYNCH_BITOPS_H__ */ | ||||