Changeset View
Changeset View
Standalone View
Standalone View
sys/arm/freescale/vybrid/vf_sai.c
Show First 20 Lines • Show All 95 Lines • ▼ Show 20 Lines | |||||
#define TCR4_FSP (1 << 1) /* Frame Sync Polarity Low */ | #define TCR4_FSP (1 << 1) /* Frame Sync Polarity Low */ | ||||
#define TCR4_FSD (1 << 0) /* Frame Sync Direction Master */ | #define TCR4_FSD (1 << 0) /* Frame Sync Direction Master */ | ||||
#define TCR5_FBT_M 0x1f /* First Bit Shifted */ | #define TCR5_FBT_M 0x1f /* First Bit Shifted */ | ||||
#define TCR5_FBT_S 8 /* First Bit Shifted */ | #define TCR5_FBT_S 8 /* First Bit Shifted */ | ||||
#define TCR5_W0W_M 0x1f /* Word 0 Width */ | #define TCR5_W0W_M 0x1f /* Word 0 Width */ | ||||
#define TCR5_W0W_S 16 /* Word 0 Width */ | #define TCR5_W0W_S 16 /* Word 0 Width */ | ||||
#define TCR5_WNW_M 0x1f /* Word N Width */ | #define TCR5_WNW_M 0x1f /* Word N Width */ | ||||
#define TCR5_WNW_S 24 /* Word N Width */ | #define TCR5_WNW_S 24 /* Word N Width */ | ||||
#define TCSR_TE (1 << 31) /* Transmitter Enable */ | #define TCSR_TE (1U << 31) /* Transmitter Enable */ | ||||
#define TCSR_BCE (1 << 28) /* Bit Clock Enable */ | #define TCSR_BCE (1 << 28) /* Bit Clock Enable */ | ||||
#define TCSR_FRDE (1 << 0) /* FIFO Request DMA Enable */ | #define TCSR_FRDE (1 << 0) /* FIFO Request DMA Enable */ | ||||
#define SAI_NCHANNELS 1 | #define SAI_NCHANNELS 1 | ||||
static MALLOC_DEFINE(M_SAI, "sai", "sai audio"); | static MALLOC_DEFINE(M_SAI, "sai", "sai audio"); | ||||
struct sai_rate { | struct sai_rate { | ||||
▲ Show 20 Lines • Show All 693 Lines • Show Last 20 Lines |