Changeset View

Standalone View

Show First 20 Lines • Show All 173 Lines • ▼ Show 20 Lines	#endif
case 0x3A: /* Per Intel document 253669-043US 05/2012. */		case 0x3A: /* Per Intel document 253669-043US 05/2012. */
cputype = PMC_CPU_INTEL_IVYBRIDGE;		cputype = PMC_CPU_INTEL_IVYBRIDGE;
nclasses = 3;		nclasses = 3;
break;		break;
case 0x3E: /* Per Intel document 325462-045US 01/2013. */		case 0x3E: /* Per Intel document 325462-045US 01/2013. */
cputype = PMC_CPU_INTEL_IVYBRIDGE_XEON;		cputype = PMC_CPU_INTEL_IVYBRIDGE_XEON;
nclasses = 3;		nclasses = 3;
break;		break;
		/* Skylake */
case 0x4e:		case 0x4e:
case 0x5e:		case 0x5e:
		/* Kabylake */
		case 0x8E: /* Per Intel document 325462-063US July 2017. */
		case 0x9E: /* Per Intel document 325462-063US July 2017. */
cputype = PMC_CPU_INTEL_SKYLAKE;		cputype = PMC_CPU_INTEL_SKYLAKE;
nclasses = 3;		nclasses = 3;
break;		break;
case 0x55: /* SDM rev 63 */		case 0x55: /* SDM rev 63 */
cputype = PMC_CPU_INTEL_SKYLAKE_XEON;		cputype = PMC_CPU_INTEL_SKYLAKE_XEON;
nclasses = 3;		nclasses = 3;
break;		break;
case 0x3D:		case 0x3D:
▲ Show 20 Lines • Show All 211 Lines • Show Last 20 Lines