Changeset View
Changeset View
Standalone View
Standalone View
sys/dev/e1000/e1000_ich8lan.h
Show First 20 Lines • Show All 233 Lines • ▼ Show 20 Lines | |||||
/* KMRN FIFO Control and Status */ | /* KMRN FIFO Control and Status */ | ||||
#define HV_KMRN_FIFO_CTRLSTA PHY_REG(770, 16) | #define HV_KMRN_FIFO_CTRLSTA PHY_REG(770, 16) | ||||
#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK 0x7000 | #define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_MASK 0x7000 | ||||
#define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT 12 | #define HV_KMRN_FIFO_CTRLSTA_PREAMBLE_SHIFT 12 | ||||
/* PHY Power Management Control */ | /* PHY Power Management Control */ | ||||
#define HV_PM_CTRL PHY_REG(770, 17) | #define HV_PM_CTRL PHY_REG(770, 17) | ||||
#define HV_PM_CTRL_PLL_STOP_IN_K1_GIGA 0x100 | #define HV_PM_CTRL_K1_CLK_REQ 0x200 | ||||
#define HV_PM_CTRL_K1_ENABLE 0x4000 | #define HV_PM_CTRL_K1_ENABLE 0x4000 | ||||
#define I217_PLL_CLOCK_GATE_REG PHY_REG(772, 28) | #define I217_PLL_CLOCK_GATE_REG PHY_REG(772, 28) | ||||
#define I217_PLL_CLOCK_GATE_MASK 0x07FF | #define I217_PLL_CLOCK_GATE_MASK 0x07FF | ||||
#define SW_FLAG_TIMEOUT 1000 /* SW Semaphore flag timeout in ms */ | #define SW_FLAG_TIMEOUT 1000 /* SW Semaphore flag timeout in ms */ | ||||
/* Inband Control */ | /* Inband Control */ | ||||
▲ Show 20 Lines • Show All 92 Lines • Show Last 20 Lines |