Page MenuHomeFreeBSD

D18461.id51742.diff
No OneTemporary

D18461.id51742.diff

Index: sys/riscv/riscv/pmap.c
===================================================================
--- sys/riscv/riscv/pmap.c
+++ sys/riscv/riscv/pmap.c
@@ -355,36 +355,6 @@
return (pmap_l2_to_l3(l2, va));
}
-
-static __inline int
-pmap_is_write(pt_entry_t entry)
-{
-
- return (entry & PTE_W);
-}
-
-static __inline int
-pmap_l3_valid(pt_entry_t l3)
-{
-
- return (l3 & PTE_V);
-}
-
-static inline int
-pmap_page_accessed(pt_entry_t pte)
-{
-
- return (pte & PTE_A);
-}
-
-/* Checks if the page is dirty. */
-static inline int
-pmap_page_dirty(pt_entry_t pte)
-{
-
- return (pte & PTE_D);
-}
-
static __inline void
pmap_resident_count_inc(pmap_t pmap, int count)
{
@@ -897,7 +867,7 @@
retry:
l3p = pmap_l3(pmap, va);
if (l3p != NULL && (l3 = pmap_load(l3p)) != 0) {
- if ((pmap_is_write(l3)) || ((prot & VM_PROT_WRITE) == 0)) {
+ if ((l3 & PTE_W) != 0 || (prot & VM_PROT_WRITE) == 0) {
phys = PTE_TO_PHYS(l3);
if (vm_page_pa_tryrelock(pmap, phys, &pa))
goto retry;
@@ -1776,7 +1746,7 @@
if (old_l3 & PTE_SW_MANAGED) {
phys = PTE_TO_PHYS(old_l3);
m = PHYS_TO_VM_PAGE(phys);
- if (pmap_page_dirty(old_l3))
+ if ((old_l3 & PTE_D) != 0)
vm_page_dirty(m);
if (old_l3 & PTE_A)
vm_page_aflag_set(m, PGA_REFERENCED);
@@ -1934,7 +1904,7 @@
/*
* Update the vm_page_t clean and reference bits.
*/
- if (pmap_page_dirty(tl3))
+ if ((tl3 & PTE_D) != 0)
vm_page_dirty(m);
pmap_unuse_l3(pmap, pv->pv_va, pmap_load(l2), &free);
TAILQ_REMOVE(&m->md.pv_list, pv, pv_next);
@@ -1996,9 +1966,9 @@
for (l3p = pmap_l2_to_l3(l2, sva); sva != va_next; l3p++,
sva += L3_SIZE) {
l3 = pmap_load(l3p);
- if (pmap_l3_valid(l3)) {
+ if ((l3 & PTE_V) != 0) {
entry = pmap_load(l3p);
- entry &= ~(PTE_W);
+ entry &= ~PTE_W;
pmap_load_store(l3p, entry);
/* XXX: Use pmap_invalidate_range */
pmap_invalidate_page(pmap, sva);
@@ -2185,7 +2155,7 @@
/*
* Is the specified virtual address already mapped?
*/
- if (pmap_l3_valid(orig_l3)) {
+ if ((orig_l3 & PTE_V) != 0) {
/*
* Wiring change, just update stats. We don't worry about
* wiring PT pages as they remain resident as long as there
@@ -2216,10 +2186,9 @@
/*
* No, might be a protection or wiring change.
*/
- if ((orig_l3 & PTE_SW_MANAGED) != 0) {
- if (pmap_is_write(new_l3))
- vm_page_aflag_set(m, PGA_WRITEABLE);
- }
+ if ((orig_l3 & PTE_SW_MANAGED) != 0 &&
+ (new_l3 & PTE_W) != 0)
+ vm_page_aflag_set(m, PGA_WRITEABLE);
goto validate;
}
@@ -2244,7 +2213,7 @@
* concurrent calls to pmap_page_test_mappings() and
* pmap_ts_referenced().
*/
- if (pmap_page_dirty(orig_l3))
+ if ((orig_l3 & PTE_D) != 0)
vm_page_dirty(om);
if ((orig_l3 & PTE_A) != 0)
vm_page_aflag_set(om, PGA_REFERENCED);
@@ -2277,7 +2246,7 @@
CHANGE_PV_LIST_LOCK_TO_PHYS(&lock, pa);
TAILQ_INSERT_TAIL(&m->md.pv_list, pv, pv_next);
m->md.pv_gen++;
- if (pmap_is_write(new_l3))
+ if ((new_l3 & PTE_W) != 0)
vm_page_aflag_set(m, PGA_WRITEABLE);
}
@@ -2297,8 +2266,8 @@
pmap_invalidate_page(pmap, va);
KASSERT(PTE_TO_PHYS(orig_l3) == pa,
("pmap_enter: invalid update"));
- if (pmap_page_dirty(orig_l3) &&
- (orig_l3 & PTE_SW_MANAGED) != 0)
+ if ((orig_l3 & (PTE_D | PTE_SW_MANAGED)) ==
+ (PTE_D | PTE_SW_MANAGED))
vm_page_dirty(m);
} else {
pmap_load_store(l3, new_l3);
@@ -2922,7 +2891,7 @@
/*
* Update the vm_page_t clean/reference bits.
*/
- if (pmap_page_dirty(tl3))
+ if ((tl3 & PTE_D) != 0)
vm_page_dirty(m);
CHANGE_PV_LIST_LOCK_TO_VM_PAGE(&lock, m);
@@ -3126,11 +3095,11 @@
retry:
oldl3 = pmap_load(l3);
- if (pmap_is_write(oldl3)) {
- newl3 = oldl3 & ~(PTE_W);
+ if ((oldl3 & PTE_W) != 0) {
+ newl3 = oldl3 & ~PTE_W;
if (!atomic_cmpset_long(l3, oldl3, newl3))
goto retry;
- /* TODO: use pmap_page_dirty(oldl3) ? */
+ /* TODO: check for PTE_D? */
if ((oldl3 & PTE_A) != 0)
vm_page_dirty(m);
pmap_invalidate_page(pmap, pv->pv_va);
@@ -3211,7 +3180,7 @@
l3 = pmap_l2_to_l3(l2, pv->pv_va);
old_l3 = pmap_load(l3);
- if (pmap_page_dirty(old_l3))
+ if ((old_l3 & PTE_D) != 0)
vm_page_dirty(m);
if ((old_l3 & PTE_A) != 0) {
if (safe_to_clear_referenced(pmap, old_l3)) {
@@ -3353,9 +3322,9 @@
val = MINCORE_INCORE;
}
- if (pmap_page_dirty(tpte))
+ if ((tpte & PTE_D) != 0)
val |= MINCORE_MODIFIED | MINCORE_MODIFIED_OTHER;
- if (pmap_page_accessed(tpte))
+ if ((tpte & PTE_A) != 0)
val |= MINCORE_REFERENCED | MINCORE_REFERENCED_OTHER;
managed = (tpte & PTE_SW_MANAGED) == PTE_SW_MANAGED;
}

File Metadata

Mime Type
text/plain
Expires
Sat, Jul 4, 5:07 AM (13 h, 33 m)
Storage Engine
blob
Storage Format
Raw Data
Storage Handle
34652871
Default Alt Text
D18461.id51742.diff (4 KB)

Event Timeline